### **MM74HC574** 3-STATE Octal D-Type Edge-Triggered Flip-Flop

#### **General Description**

#### Features


- Typical propagation delay: 18 ns
- Wide operating voltage range: 2V–6V
- Low input current: 1 µA maximum
- Low quiescent current: 80 μA maximum
- Compatible with bus-oriented systems
- Output drive capability: 15 LS-TTL loads

#### **Ordering Code:**

FAIRCI SEMICOND MM74HC 3-STATE	uctor® 574	Гуре Edge-	September 1983 Revised January 2003 Triggered Flip-Flop				
advanced silicon- sess the high nois of standard CMOS to drive 15 LS-TT capability and the ally suited for inte system. These devices an at the D inputs, m ments, are transfe transitions of the level is applied to	high speed octal D pate P-well CMOS to be immunity and low integrated circuits, 'L loads. Due to th 3-STATE feature, the rfacing with bus line expositive edge trigg teeting the set-up ar pred to the Q output CLOCK (CK) input the OUTPUT CON	-type flip-flops utilize echnology. They pos- power consumption as well as the ability e large output drive ese devices are ide- s in a bus organized gered flip-flops. Data d hold time require- tts on positive going . When a high logic TROL (OC) input, all , regardless of what	<ul> <li>signals are present at the other inputs and the state of the storage elements.</li> <li>The 74HC logic family is speed, function, and pinout compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.</li> <li><b>Features</b> <ul> <li>Typical propagation delay: 18 ns</li> <li>Wide operating voltage range: 2V–6V</li> <li>Low input current: 1 μA maximum</li> <li>Low quiescent current: 80 μA maximum</li> <li>Compatible with bus-oriented systems</li> <li>Output drive capability: 15 LS-TTL loads</li> </ul> </li> </ul>				
Ordering C							
Order Number	Package Number		Package Description				
MM74HC574WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide					
MM74HC574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
MM74HC574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
MM74HC574N	N20A	20-Lead Plastic Dual-	In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide				

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### Connection Diagram



#### **Truth Table**

Output	Clock	Data	Output	
Control				
L	↑	Н	Н	
L	$\uparrow$	L	L	
L	L	Х	<b>Q</b> <sub>0</sub>	
н	Х	Х	Z	

H = HIGH Level L = LOW Level

X = Don't Care

↑ = Transition from LOW-to-HIGH

Z = High Impedance State  $Q_0$  = The level of the output before steady state input conditions were established

(Note 2)

#### Absolute Maximum Ratings(Note 1)

## Recommended Operating Conditions

Supply Voltage (V <sub>CC</sub> )	-0.5 to +7.0V
DC Input Voltage (V <sub>IN</sub> )	-1.5 to V <sub>CC</sub> +1.5V
DC Output Voltage (V <sub>OUT</sub> )	-0.5 to V <sub>CC</sub> +0.5V
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per pin (I <sub>OUT</sub> )	±35 mA
DC $V_{CC}$ or GND Current, per pin (I <sub>CC</sub> )	±70 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V <sub>CC</sub> )	2	6	V
DC Input or Output Voltage	0	V <sub>CC</sub>	V
(V <sub>IN</sub> ,V <sub>OUT</sub> )			
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1. Maximum Ratings are those values	hevond w	hich damad	e to the

Note 1: Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.

#### DC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = 25^{\circ}C$		$T_A = -40 \text{ to } 85^{\circ}\text{C}$ $T_A = -55 \text{ to } 125^{\circ}\text{C}$		Units
Symbol				Тур		Guaranteed L	imits	onno
VIH	Minimum HIGH Level Input		2.0V		1.5	1.5	1.5	
	Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	
VIL	Maximum LOW Level Input		2.0V		0.5	0.5	0.5	
	Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	
V <sub>OH</sub>	Minimum HIGH Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	2.0	1.9	1.9	1.9	
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	4.2	3.98	3.84	3.7	v
		I <sub>OUT</sub>   ≤ 7.8 mA	6.0V	5.7	5.48	5.34	5.2	v
V <sub>OL</sub>	Maximum LOW Level Output	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Voltage	$ I_{OUT}  \le 20 \ \mu A$	2.0V	0	0.1	0.1	0.1	
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		$ I_{OUT}  \le 6.0 \text{ mA}$	4.5V	0.2	0.26	0.33	0.4	v
		$ I_{OUT}  \le 7.8 \text{ mA}$	6.0V	0.2	0.26	0.33	0.4	v
I <sub>IN</sub>	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
I <sub>OZ</sub>	Maximum 3-STATE	$V_{OUT} = V_{CC}$ or GND						
	Output Leakage Current	$OC=V_{IH}$	6.0V		±0.5	±5.0	±10	μA
I <sub>CC</sub>	Maximum Quiescent Supply	$V_{IN} = V_{CC}$ or GND						l
	Current	$I_{OUT} = 0 \ \mu A$	6.0V		8.0	80	160	μA
$\Delta I_{CC}$	Quiescent Supply Current	$V_{CC} = 5.5V$	OE	1.0	1.5	1.8	2.0	
	per Input Pin	$V_{IN} = 2.4V$	CLK	0.6	0.8	1.0	1.1	mA
		or 0.4V (Note 4)	DATA	0.4	0.5	0.6	0.7	1

Note 4: For a power supply of 5V  $\pm$ 10% the worst-case output voltages (V<sub>OH</sub>, and V<sub>OL</sub>) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case V<sub>IH</sub> and V<sub>IL</sub> occur at V<sub>CC</sub> = 5.5V and 4.5V respectively. (The V<sub>IH</sub> value at 5.5V is 3.85V.) The worst-case leakage current (I<sub>IN</sub>, I<sub>CC</sub>, and I<sub>O2</sub>) occur for CMOS at the higher voltage and so the 6.0V values should be used.

100-01	, $T_A = 25^{\circ}C$ , $t_r = t_f = 6$ ns							0		
Symbol	Symbol Parameter		Conditions				Тур	Guaranteed Limit	Units	
f <sub>MAX</sub>	Maximum Operating Frequency						60	33	MHz	
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay	, Clock to Q	C <sub>L</sub> = 45 p	οF			17	27	ns	
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable Tim	ie	$R_L = 1 k\Omega$				19	28	ns	
			$C_L = 45  \mu$	οF						
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Tin	-			14	25	ns			
			$C_L = 5 p f$	F			10	40		
t <sub>S</sub>	Minimum Setup Time, Data to Minimum Hold Time, Clock to						10	12	ns	
t <sub>H</sub> t <sub>W</sub>	Minimum Hold Time, Clock to Minimum Pulse Clock Width	Dala					-3 8	5 15	ns ns	
	<b>lectrical Characte</b> $0 - 6.0V, C_L = 50 \text{ pF}, t_r = t_f = 6 \text{ r}$		erwise sp	ecified)						
Symbol	Parameter	Condition		v <sub>cc</sub>	T <sub>A</sub> =	25°C	$T_A = -40$ to $85^\circ$	C $T_{A} = -55 \text{ to } 125$	5°C Unit	
Cymbol				-00	Тур		Guaranteed	Limits		
f <sub>MAX</sub>	Maximum Operating Frequency	$C_L = 50 \text{ pF}$		2.0V		33	28	23		
				4.5V		30	24	20	MH	
. ,	Maximum Dran	0 50-5		6.0V	10	35	28	23		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation	$C_{L} = 50 \text{ pF}$		2.0V 2.0V	18 51	30 155	38	45	ns	
	Delay, Clock to Q	$C_{L} = 150 \text{ pF}$ $C_{L} = 50 \text{ pF}$		2.0V 4.5V	51 13	155 23	194 29	233		
		$C_{L} = 30 \text{ pr}$ $C_{L} = 150 \text{ pF}$		4.5V	13	23 31	47	47	ns	
		$C_L = 50 \text{ pF}$		6.0V	12	20	25	30		
		C <sub>L</sub> = 150 pF		6.0V	18	27	34	41	ns	
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable	$R_L = 1 k\Omega$								
	Time	$C_L = 50 \text{ pF}$	2	2.0V	22	30	38	45	ns	
		$C_L = 150 \text{ pF}$		2.0V	59	180	225	270	110	
		$C_L = 50 \text{ pF}$		4.5V	14	28	35	42	ns	
		$C_{L} = 150 \text{ pF}$ $C_{L} = 50 \text{ pF}$		4.5V 6.0V	20 12	36 24	45 30	54 36		
		$C_{L} = 30 \text{ pr}$ $C_{L} = 150 \text{ pF}$		6.0V	12	31	39	47	ns	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time	$R_L = 1 k\Omega$		2.0V	15	30	38	45		
		C <sub>L</sub> = 50 pF	4	4.5V	12	25	31	38	ns	
			(	6.0V	10	21	27	32		
t <sub>S</sub>	Minimum Setup Time			2.0V	6	12	15	18		
	Data to Clock			4.5V		20	25	30	ns	
		ļ		6.0V		17	21	25		
t <sub>H</sub>	Minimum Hold Time			2.0V 4.5V	-1	5 0	6	8 0		
	Clock to Data			4.5V 6.0V		0	0	0	ns	
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise	C <sub>L</sub> = 50 pF		2.0V	6	12	15	18		
THE TELL	and Fall Time			4.5V	7	12	15	18	ns	
			(	6.0V	6	10	13	15		
t <sub>W</sub>	Minimum Clock Pulse Width			2.0V	30	15	20	24		
				4.5V	9	16	20	24	ns	
		ļ		6.0V	8	14	18	20		
t <sub>r</sub> ,t <sub>f</sub>	Maximum Clock Input Rise			2.0V		1000	1000	1000		
	and Fall Time			4.5V 6.0V		500 400	500 400	500 400	ns	
Cas	Power Dissipation Capacitance	$OC = V_{CC}$		0.07	5	400	400	400		
C <sub>PD</sub>	(Note 5) (per latch)	$OC = V_{CC}$ OC = GND			5				pF	
CIN	Maximum Input Capacitance	50 0110			5	10	10	10	pF	

MM74HC574

# **MM74HC574**

#### AC Electrical Characteristics (Continued)

Symbol	Parameter	Conditions	V <sub>cc</sub>	$T_A = 25^{\circ}C$ $T_A = -40$ to $85^{\circ}C$ $T_A = -55$ to $125^{\circ}$			$T_A = -55$ to $125^{\circ}C$	Units
-,				Тур	Guaranteed Limits			
C <sub>OUT</sub>	Maximum Output			15	20	20	20	pF
	Capacitance							

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_S = C_{PD} V_{CC} f + I_{CC}$ .

