



AO4619

Complementary Enhancement Mode Field Effect Transistor

General Description

The AO4619/L uses advanced trench technology MOSFETs to provide excellent R_{DS(ON)} and low gate charge. The complementary MOSFETs may be used in inverter and other applications. AO4619 and AO4619L are electrically identical. -RoHS Compliant

-AO4619L is Halogen Free


Features

n-channel p-channel $V_{DS}(V) = 30V$ -30V


 $I_D = 7.4A (V_{GS}=10V)$ -5.2A $(V_{GS} = -10V)$


 $R_{DS(ON)}$ $R_{DS(ON)}$

 $< 24 m\Omega (V_{GS} = 10V)$ $< 48 m\Omega (V_{GS} = -10V)$ $< 36 m\Omega (V_{GS} = 4.5V)$ $< 74 m\Omega (V_{GS} = -4.5V)$



SOIC-8





Absolute Maximum Ratings T_A=25°C unless otherwise noted

Parameter Drain-Source Voltage Gate-Source Voltage		Symbol	ymbol Max n-channel Max p-cha			
		V _{DS}	30	-30	V	
			±20	±20		
Continuous Drain	T _A =25°C		7.4	-5.2		
Current ^F	T _A =70°C	I _D	6	-4.2	Α	
Pulsed Drain Current B		I _{DM}	35	-25		
	T _A =25°C	В	2	2	W	
Power Dissipation ^A	T _A =70°C	$-P_{D}$	1.3	1.3	¬	
Avalanche Current B	•	I _{AR}	13	11	Α	
Repetitive avalanche energy 0.3mH ^B		E _{AR}	25	18	mJ	
Junction and Storage Temperature Range		T _J , T _{STG}	-55 to 150	-55 to 150	°C	
					<u> </u>	

Thermal Characteristics: n-channel and p-channel

Parameter	Symbol	Device	Тур	Max	Units	
Maximum Junction-to-Ambient A	t ≤ 10s	0s		50	62.5	°C/W
Maximum Junction-to-Ambient A	Steady-State	$R_{\theta JA}$	n-ch	82	110	°C/W
Maximum Junction-to-Lead ^C	Steady-State	$R_{\theta JL}$	n-ch	41	50	°C/W
Maximum Junction-to-Ambient A	t ≤ 10s	t ≤ 10s		50	62.5	°C/W
Maximum Junction-to-Ambient A	Steady-State	Γ\ _θ JA	p-ch	82	110	°C/W
Maximum Junction-to-Lead ^C	Steady-State	$R_{\theta JL}$	p-ch	41	50	°C/W

N-channel MOSFET Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units
STATIC F	PARAMETERS	•			•	•	•
BV _{DSS}	Drain-Source Breakdown Voltage	I _D =250μA, V _{GS} =0V		30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =24V, V _{GS} =0V				1	
			T _J =55°C			5	μΑ
I _{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} = ±20V				100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$		1	1.62	3	V
$I_{D(ON)}$	On state drain current	V _{GS} =4.5V, V _{DS} =5V		35			Α
		V _{GS} =10V, I _D =7.4A			19	24	mO
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		27	34	mΩ
		V_{GS} =4.5V, I_D =6A			29	36	mΩ
g _{FS}	Forward Transconductance	V_{DS} =5V, I_D =7.4A			24		S
V _{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.74	1	V
Is	Maximum Body-Diode Continuous Curr	rrent				2.5	Α
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz			621	820	pF
Coss	Output Capacitance				118		pF
C _{rss}	Reverse Transfer Capacitance				85		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz			0.8	1.5	Ω
SWITCHI	NG PARAMETERS						
Q _g (10V)	Total Gate Charge	-V _{GS} =10V, V _{DS} =15V, I _D =7.4A			11.3		nC
Q _g (4.5V)	Total Gate Charge				5.7		nC
Q_{gs}	Gate Source Charge				2.1		nC
Q_{gd}	Gate Drain Charge				3		nC
t _{D(on)}	Turn-On DelayTime				4.5		ns
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =15V, R_L =2 Ω , R_{GEN} =3 Ω			3.1		ns
t _{D(off)}	Turn-Off DelayTime				15.1		ns
t _f	Turn-Off Fall Time				2.7		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =7.4A, dI/dt=100A/μs			15.5		ns
Q _{rr}	Body Diode Reverse Recovery Charge	l _F =7.4A, dl/dt=100A/μs			7.1		nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any given application depends on the user's specific board design.

Rev 0: Oct 2006

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS.AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B: Repetitive rating, pulse width limited by junction temperature.


C. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to lead R $_{\theta JL}$ and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using <300 $\!\mu s$ pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The SOA curve provides a single pulse rating.

F. The current rating is based on the $t \le 10s$ thermal resistance rating.

N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



Voltage

Figure 6: Body-Diode Characteristics

N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance

P-cahnnel MOSFET Electrical Characteristics (T_J=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC P	PARAMETERS						
BV_{DSS}	Drain-Source Breakdown Voltage	I _D =-250μA, V _{GS} =0V		-30			V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-24V, V _{GS} =0V				-1	Δ
.099			T _J =55°C			-5	μΑ
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V				±100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=-250 \mu A$		-1	-1.88	-3	V
$I_{D(ON)}$	On state drain current	V _{GS} =-10V, V _{DS} =-5V		-25			Α
		V_{GS} =-10V, I_{D} =-5.2A			38	48	mΩ
$R_{DS(ON)}$	Static Drain-Source On-Resistance		T _J =125°C		55	69	11122
		V_{GS} =-4.5V, I_{D} =-4A			59	74	mΩ
g FS	Forward Transconductance	V_{DS} =-5V, I_{D} =-5.2A			11		S
V_{SD}	Diode Forward Voltage	I _S =-1A,V _{GS} =0V			-0.77	-1	V
I_S	Maximum Body-Diode Continuous Curre	ent			-2.5	Α	
	PARAMETERS						
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =-15V, f=1MHz			680	816	pF
C _{oss}	Output Capacitance				115		pF
C_{rss}	Reverse Transfer Capacitance				86		pF
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz			8	12	Ω
SWITCHII	NG PARAMETERS						
$Q_g(10V)$	Total Gate Charge (10V)	V _{GS} =-10V, V _{DS} =-15V, I _D =-5.2A			12.7		nC
Q _g (4.5V)	Total Gate Charge (4.5V)				6.4		nC
Q_{gs}	Gate Source Charge				2		nC
Q_{gd}	Gate Drain Charge				4		nC
t _{D(on)}	Turn-On DelayTime				7.7		ns
t _r	Turn-On Rise Time	V_{GS} =-10V, V_{DS} =-15V, R_L =3 Ω , R_{GEN} =3 Ω			6.8		ns
t _{D(off)}	Turn-Off DelayTime				20		ns
t _f	Turn-Off Fall Time				10		ns
t _{rr}	Body Diode Reverse Recovery Time	I _F =-5.2A, dI/dt=100A/μs			22		ns
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-5.2A, dI/dt=100A/μs			15	_	nC

A: The value of $R_{\theta JA}$ is measured with the device mounted on $1in^2$ FR-4 board with 2oz. Copper, in a still air environment with T_A =25°C. The value in any given application depends on the user's specific board design.

Rev 0: Oct 2006

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

B: Repetitive rating, pulse width limited by junction temperature.

C. The R $_{\theta JA}$ is the sum of the thermal impedence from junction to lead R $_{\theta JL}$ and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in² FR-4 board with 2oz. Copper, in a still air environment with T_A=25°C. The SOA curve provides a single pulse rating.

F. The current rating is based on the t≤ 10s thermal resistance rating.

P-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 5: On-Resistance vs. Gate-Source Voltage

Figure 6: Body-Diode Characteristics

P-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)

Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance(Note E)