





**AO4619**  
**Complementary Enhancement Mode Field Effect Transistor**


<p><b>General Description</b> The AO4619/L uses advanced trench technology MOSFETs to provide excellent <math>R_{DS(ON)}</math> and low gate charge. The complementary MOSFETs may be used in inverter and other applications. <i>AO4619 and AO4619L are electrically identical.</i> -RoHS Compliant -AO4619L is Halogen Free</p>	<p><b>Features</b></p> <table border="0"> <tr> <td>n-channel</td> <td>p-channel</td> </tr> <tr> <td><math>V_{DS} (V) = 30V</math></td> <td>-30V</td> </tr> <tr> <td><math>I_D = 7.4A (V_{GS}=10V)</math></td> <td>-5.2A (<math>V_{GS} = -10V</math>)</td> </tr> <tr> <td><math>R_{DS(ON)}</math></td> <td><math>R_{DS(ON)}</math></td> </tr> <tr> <td>&lt; 24m<math>\Omega</math> (<math>V_{GS}=10V</math>)</td> <td>&lt; 48m<math>\Omega</math> (<math>V_{GS} = -10V</math>)</td> </tr> <tr> <td>&lt; 36m<math>\Omega</math> (<math>V_{GS}=4.5V</math>)</td> <td>&lt; 74m<math>\Omega</math> (<math>V_{GS} = -4.5V</math>)</td> </tr> </table>	n-channel	p-channel	$V_{DS} (V) = 30V$	-30V	$I_D = 7.4A (V_{GS}=10V)$	-5.2A ( $V_{GS} = -10V$ )	$R_{DS(ON)}$	$R_{DS(ON)}$	< 24m $\Omega$ ( $V_{GS}=10V$ )	< 48m $\Omega$ ( $V_{GS} = -10V$ )	< 36m $\Omega$ ( $V_{GS}=4.5V$ )	< 74m $\Omega$ ( $V_{GS} = -4.5V$ )
n-channel	p-channel												
$V_{DS} (V) = 30V$	-30V												
$I_D = 7.4A (V_{GS}=10V)$	-5.2A ( $V_{GS} = -10V$ )												
$R_{DS(ON)}$	$R_{DS(ON)}$												
< 24m $\Omega$ ( $V_{GS}=10V$ )	< 48m $\Omega$ ( $V_{GS} = -10V$ )												
< 36m $\Omega$ ( $V_{GS}=4.5V$ )	< 74m $\Omega$ ( $V_{GS} = -4.5V$ )												



SOIC-8



n-channel



p-channel

**Absolute Maximum Ratings  $T_A=25^\circ C$  unless otherwise noted**

Parameter	Symbol	Max n-channel	Max p-channel	Units
Drain-Source Voltage	$V_{DS}$	30	-30	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current <sup>F</sup>	$I_D$	$T_A=25^\circ C$	7.4	-5.2
		$T_A=70^\circ C$	6	-4.2
Pulsed Drain Current <sup>B</sup>	$I_{DM}$	35	-25	A
Power Dissipation <sup>A</sup>	$P_D$	$T_A=25^\circ C$	2	2
		$T_A=70^\circ C$	1.3	1.3
Avalanche Current <sup>B</sup>	$I_{AR}$	13	11	A
Repetitive avalanche energy 0.3mH <sup>B</sup>	$E_{AR}$	25	18	mJ
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	-55 to 150	$^\circ C$

**Thermal Characteristics: n-channel and p-channel**

Parameter	Symbol	Device	Typ	Max	Units
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	n-ch	50	62.5	$^\circ C/W$
Maximum Junction-to-Ambient <sup>A</sup>		n-ch	82	110	$^\circ C/W$
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	n-ch	41	50	$^\circ C/W$
Maximum Junction-to-Ambient <sup>A</sup>	$R_{\theta JA}$	p-ch	50	62.5	$^\circ C/W$
Maximum Junction-to-Ambient <sup>A</sup>		p-ch	82	110	$^\circ C/W$
Maximum Junction-to-Lead <sup>C</sup>	$R_{\theta JL}$	p-ch	41	50	$^\circ C/W$

N-channel MOSFET Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V	30			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =24V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			1 5	μA
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> = ±20V			100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> I <sub>D</sub> =250μA	1	1.62	3	V
I <sub>D(ON)</sub>	On state drain current	V <sub>GS</sub> =4.5V, V <sub>DS</sub> =5V	35			A
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =7.4A T <sub>J</sub> =125°C		19 27	24 34	mΩ
		V <sub>GS</sub> =4.5V, I <sub>D</sub> =6A		29	36	mΩ
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =7.4A		24		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.74	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current				2.5	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =15V, f=1MHz		621	820	pF
C <sub>oss</sub>	Output Capacitance			118		pF
C <sub>riss</sub>	Reverse Transfer Capacitance			85		pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz		0.8	1.5	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub> (10V)	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, I <sub>D</sub> =7.4A		11.3		nC
Q <sub>g</sub> (4.5V)	Total Gate Charge			5.7		nC
Q <sub>gs</sub>	Gate Source Charge			2.1		nC
Q <sub>gd</sub>	Gate Drain Charge			3		nC
t <sub>D(on)</sub>	Turn-On Delay Time	V <sub>GS</sub> =10V, V <sub>DS</sub> =15V, R <sub>L</sub> =2Ω, R <sub>GEN</sub> =3Ω		4.5		ns
t <sub>r</sub>	Turn-On Rise Time			3.1		ns
t <sub>D(off)</sub>	Turn-Off Delay Time			15.1		ns
t <sub>f</sub>	Turn-Off Fall Time			2.7		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =7.4A, dI/dt=100A/μs		15.5		ns
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =7.4A, dI/dt=100A/μs		7.1		nC

A: The value of R<sub>θJA</sub> is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The value in any given application depends on the user's specific board design.

B: Repetitive rating, pulse width limited by junction temperature.

C: The R<sub>θJA</sub> is the sum of the thermal impedance from junction to lead R<sub>θJL</sub> and lead to ambient.

D: The static characteristics in Figures 1 to 6 are obtained using <300μs pulses, duty cycle 0.5% max.

E: These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with T<sub>A</sub>=25°C. The SOA curve provides a single pulse rating.

F: The current rating is based on the t<sub>s</sub> ≤ 10s thermal resistance rating.

Rev 0: Oct 2006

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

N-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance

P-channel MOSFET Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
$BV_{DSS}$	Drain-Source Breakdown Voltage	$I_D=-250\mu\text{A}$ , $V_{GS}=0\text{V}$	-30			V
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS}=-24\text{V}$ , $V_{GS}=0\text{V}$ $T_J=55^\circ\text{C}$			-1 -5	$\mu\text{A}$
$I_{GSS}$	Gate-Body leakage current	$V_{DS}=0\text{V}$ , $V_{GS}=\pm 20\text{V}$			$\pm 100$	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ , $I_D=-250\mu\text{A}$	-1	-1.88	-3	V
$I_{D(ON)}$	On state drain current	$V_{GS}=-10\text{V}$ , $V_{DS}=-5\text{V}$	-25			A
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS}=-10\text{V}$ , $I_D=-5.2\text{A}$ $T_J=125^\circ\text{C}$		38	48	m $\Omega$
				55	69	
		$V_{GS}=-4.5\text{V}$ , $I_D=-4\text{A}$		59	74	m $\Omega$
$g_{FS}$	Forward Transconductance	$V_{DS}=-5\text{V}$ , $I_D=-5.2\text{A}$		11		S
$V_{SD}$	Diode Forward Voltage	$I_S=-1\text{A}$ , $V_{GS}=0\text{V}$		-0.77	-1	V
$I_S$	Maximum Body-Diode Continuous Current				-2.5	A
<b>DYNAMIC PARAMETERS</b>						
$C_{ISS}$	Input Capacitance	$V_{GS}=0\text{V}$ , $V_{DS}=-15\text{V}$ , $f=1\text{MHz}$		680	816	pF
$C_{OSS}$	Output Capacitance			115		pF
$C_{RSS}$	Reverse Transfer Capacitance			86		pF
$R_g$	Gate resistance	$V_{GS}=0\text{V}$ , $V_{DS}=0\text{V}$ , $f=1\text{MHz}$		8	12	$\Omega$
<b>SWITCHING PARAMETERS</b>						
$Q_g(10\text{V})$	Total Gate Charge (10V)	$V_{GS}=-10\text{V}$ , $V_{DS}=-15\text{V}$ , $I_D=-5.2\text{A}$		12.7		nC
$Q_g(4.5\text{V})$	Total Gate Charge (4.5V)			6.4		nC
$Q_{gs}$	Gate Source Charge			2		nC
$Q_{gd}$	Gate Drain Charge			4		nC
$t_{D(on)}$	Turn-On DelayTime	$V_{GS}=-10\text{V}$ , $V_{DS}=-15\text{V}$ , $R_L=3\Omega$ , $R_{GEN}=3\Omega$		7.7		ns
$t_r$	Turn-On Rise Time			6.8		ns
$t_{D(off)}$	Turn-Off DelayTime			20		ns
$t_f$	Turn-Off Fall Time			10		ns
$t_{rr}$	Body Diode Reverse Recovery Time		$I_F=-5.2\text{A}$ , $di/dt=100\text{A}/\mu\text{s}$		22	
$Q_{rr}$	Body Diode Reverse Recovery Charge	$I_F=-5.2\text{A}$ , $di/dt=100\text{A}/\mu\text{s}$		15		nC

A: The value of  $R_{\theta JA}$  is measured with the device mounted on 1in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B: Repetitive rating, pulse width limited by junction temperature.

C. The  $R_{\theta JA}$  is the sum of the thermal impedance from junction to lead  $R_{\theta JL}$  and lead to ambient.

D. The static characteristics in Figures 1 to 6 are obtained using  $<300\mu\text{s}$  pulses, duty cycle 0.5% max.

E. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The SOA curve provides a single pulse rating.

F. The current rating is based on the  $t \leq 10\text{s}$  thermal resistance rating.

Rev 0: Oct 2006

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

P-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 1: On-Region Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current and Gate Voltage




Figure 4: On-Resistance vs. Junction Temperature




Figure 5: On-Resistance vs. Gate-Source Voltage




Figure 6: Body-Diode Characteristics

P-CHANNEL TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note E)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note E)




Figure 11: Normalized Maximum Transient Thermal Impedance (Note E)