

# PIC12F683 Data Sheet

8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

\* 8-bit, 8-pin Devices Protected by Microchip's Low Pin Count Patent: U.S. Patent No. 5,847,450. Additional U.S. and foreign patents and applications may be issued or pending.

© 2004 Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002



# **PIC12F683**

## 8-Pin Flash-Based, 8-Bit CMOS Microcontrollers with nanoWatt Technology

## High-Performance RISC CPU

- Only 35 instructions to learn:
- All single-cycle instructions except branches
- Operating speed:
  - DC 20 MHz oscillator/clock input
  - DC 200 ns instruction cycle
- Interrupt capability
- 8-level deep hardware stack
- Direct, Indirect and Relative Addressing modes

## **Special Microcontroller Features**

- Precision Internal Oscillator:
  - Factory calibrated to ±1%
  - Software selectable frequency range of 8 MHz to 31 kHz
  - Two-speed Start-up mode
  - Crystal fail detect for critical applications
  - Clock mode switching during operation for power savings
- Power-saving Sleep mode
- Wide operating voltage range. (2.0V-5.5V)
- Industrial and Extended temperature range
- Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Multiplexed Master Clear with pull-up/input pin
- Programmable code protection
- High Endurance Flash/EEPROM cell:
  - 100,000 write Flash endurance
  - 1,000,000 write EEPROM endurance
  - Flash/Data EEPROM Retention: > 40 years

## **Low-Power Features**


- Standby Current:
  - 1 nA @ 2.0V, typical
- Operating Current:
  - 8.5 μA @ 32 kHz, 2.0V, typical
  - 100 μA @ 1 MHz, 2.0V, typical
- Watchdog Timer Current:
  - 1 μA @ 2.0V, typical

## **Peripheral Features**

- 6 I/O pins with individual direction control:
  - High current source/sink for direct LED drive
  - Interrupt-on-pin change
  - Individually programmable weak pull-ups
  - Ultra Low-Power Wake-up on GP0
- Analog comparator module with:
  - One analog comparator
  - Programmable on-chip voltage reference (CVREF) module (% of VDD)
  - Comparator inputs and output externally accessible
- A/D Converter:
  - 10-bit resolution and 4 channels
- Timer0: 8-bit timer/counter with 8-bit programmable prescaler
- Enhanced Timer1:
  - 16-bit timer/counter with prescaler
  - External Gate Input mode
  - Option to use OSC1 and OSC2 in LP mode as Timer1 oscillator if INTOSC mode selected
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Capture, Compare, PWM module:
  - 16-bit Capture, max resolution 12.5 ns
  - Compare, max resolution 200 ns
  - 10-bit PWM, max frequency 20 kHz
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) via two pins

Device	Program Memory	Data M	Memory	I/O	10-bit A/D (ch)	Comparators	Timers	
Device	Flash (words)	SRAM (bytes)	EEPROM (bytes)	1/0		comparators	8/16-bit	
PIC12F683	2048	128	256	6	4	1	2/1	

## **Pin Diagram**



## **Table of Contents**

1.0	Device Overview	5
2.0	Memory Organization	7
3.0	Clock Sources	19
4.0	GPIO Port	31
5.0	Timer0 Module	39
6.0	Timer1 Module with Gate Control	41
7.0	Timer2 Module	
8.0	Comparator Module	47
9.0	Analog-to-Digital Converter (A/D) Module	55
10.0	Data EEPROM Memory	65
11.0	Capture/Compare/PWM (CCP) Module	
12.0	Special Features of the CPU	
13.0	Instruction Set Summary	95
14.0	Development Support	103
15.0	Electrical Specifications	109
16.0	DC and AC Characteristics Graphs and Tables	
	Packaging Information	
Appe	ndix A: Data Sheet Revision History	137
Appe	ndix B: Migrating From Other PICmicro® Devices	137
Index	· · · · · · · · · · · · · · · · · · ·	139
On-lir	e Support	143
Syste	ms Information and Upgrade Hot Line	143
Read	er Response	144
Produ	Ict Identification System	145

## TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

## Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

## Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

## **Customer Notification System**

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.


NOTES:

## 1.0 DEVICE OVERVIEW

This document contains device specific information for the PIC12F683. Additional information may be found in the "*PICmicro® Mid-Range MCU Family Reference Manual*" (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip web site. The reference manual should be considered a complementary document to

this data sheet and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules.

The PIC12F683 is covered by this data sheet. It is available in 8-pin PDIP, SOIC and DFN-S packages. Figure 1-1 shows a block diagram of the PIC12F683 device. Table 1-1 shows the pinout description.



#### **PIC12F683 PINOUT DESCRIPTION TABLE 1-1:**

Name	Function	Input Type	Output Type	Description
Vdd	Vdd	Power	—	Positive supply
GP5/T1CKI/OSC1/CLKIN	GP5	TTL	CMOS	GPIO I/O w/programmable pull-up and interrupt-on-change
	T1CKI	ST	—	Timer1 clock
	OSC1	XTAL	—	Crystal/Resonator
	CLKIN	ST	—	External clock input/RC oscillator connection
GP4/AN3/T1G/OSC2/CLKOUT	GP4	TTL	CMOS	GPIO I/O w/programmable pull-up and interrupt-on-change
	AN3	AN	_	A/D Channel 3 input
	T1G	ST	—	Timer1 gate
	OSC2		XTAL	Crystal/Resonator
	CLKOUT	—	CMOS	Fosc/4 output
GP3/MCLR/Vpp	GP3	TTL	_	GPIO input with interrupt-on-change
	MCLR	ST	—	Master Clear w/internal pull-up
	Vpp	ΗV	—	Programming voltage
GP2/AN2/T0CKI/INT/COUT/CCP1	GP2	ST	CMOS	GPIO I/O w/programmable pull-up and interrupt-on-change
	AN2	AN	—	A/D Channel 2 input
	T0CKI	ST	_	Timer0 clock input
	INT	ST	—	External Interrupt
	COUT		CMOS	Comparator 1 output
	CCP1	ST	CMOS	Capture input/Compare output/PWM output
GP1/AN1/CIN-/VREF/ICSPCLK	GP1	TTL	CMOS	GPIO I/O w/programmable pull-up and interrupt-on-change
	AN1	AN	—	A/D Channel 1 input
	CIN-	AN	_	Comparator 1 input
	VREF	AN	—	External Voltage Reference for A/D
	ICSPCLK	ST	—	Serial Programming Clock
GP0/AN0/CIN+/ICSPDAT/ULPWU	GP0	TTL	CMOS	GPIO I/O w/programmable pull-up and interrupt-on-change
	AN0	AN	—	A/D Channel 0 input
	CIN+	AN	_	Comparator 1 input
	ICSPDAT	ST	CMOS	Serial Programming Data I/O
	ULPWU	AN	—	Ultra Low-power Wake-up input
Vss	Vss	Power		Ground reference

TTL = TTL compatible input HV = High Voltage


XTAL = Crystal

## 2.0 MEMORY ORGANIZATION

## 2.1 Program Memory Organization

The PIC12F683 has a 13-bit program counter capable of addressing an  $8k \times 14$  program memory space. Only the first  $2k \times 14$  (0000h-07FFh) for the PIC12F683 is physically implemented. Accessing a location above these boundaries will cause a wrap around within the first  $2k \times 14$  space. The Reset vector is at 0000h and the interrupt vector is at 0004h (see Figure 2-1).

### FIGURE 2-1: PROGRAM MEMORY MAP AND STACK FOR THE PIC12F683



## 2.2 Data Memory Organization

The data memory (see Figure 2-2) is partitioned into two banks, which contain the General Purpose Registers (GPR) and the Special Function Registers (SFR). The Special Function Registers are located in the first 32 locations of each bank. Register locations 20h-7Fh in Bank 0 and A0h-BFh in Bank 1 are general purpose registers, implemented as static RAM. Register locations F0h-FFh in Bank 1 point to addresses 70h-7Fh in Bank 0. All other RAM is unimplemented and returns '0' when read. RP0 (Status<5>) is the bank select bit.

- RP0 = 0: Bank 0 is selected
- RP0 = 1: Bank 1 is selected

Note:	The IRP a	nd RP1	bits (Sta	atus<7:6>)	are
	reserved	and	should	always	be
	maintainec	l as '0's			

## 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file is organized as 128 x 8 in the PIC12F683. Each register is accessed, either directly or indirectly, through the File Select Register FSR (see Section 2.4 "Indirect Addressing, INDF and FSR Registers").

## 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and peripheral functions for controlling the desired operation of the device (see Table 2-1). These registers are static RAM.

The special registers can be classified into two sets: core and peripheral. The Special Function Registers associated with the "core" are described in this section. Those related to the operation of the peripheral features are described in the section of that peripheral feature.

### FIGURE 2-2: DATA MEMORY MAP OF THE PIC12F683

	Address		ddres
Indirect addr. <sup>(1)</sup>	00h	Indirect addr. <sup>(1)</sup>	80h
TMR0	01h	OPTION_REG	81h
PCL	02h	PCL	82h
STATUS	03h	STATUS	83h
FSR	04h	FSR	84h
GPIO	05h	TRISIO	85h
	06h		86ŀ
	07h		87h
	08h		88h
	09h		89ŀ
PCLATH	0Ah	PCLATH	8Ał
INTCON	0Bh	INTCON	8BI
PIR1	0Ch	PIE1	8CI
	0Dh		8DI
TMR1L	0Eh	PCON	8Eł
TMR1H	0Fh	OSCCON	8Fł
T1CON	10h	OSCTUNE	90ŀ
TMR2	11h		91ŀ
T2CON	12h	PR2	92h
CCPR1L	13h		93ŀ
CCPR1H	14h		94ŀ
CCP1CON	15h	WPU	95h
	16h	IOC	96ŀ
	17h		97h
WDTCON	18h		98ŀ
CMCON0	19h	VRCON	99ŀ
CMCON1	1Ah	EEDAT	9Ał
	1Bh	EEADR	9Bł
	1Ch	EECON1	9CI
	1Dh	EECON2 <sup>(1)</sup>	9DI
ADRESH	1Eh	ADRESL	9Eł
ADCON0	1Fh	ANSEL	9Fł
	20h	General	A0ł
		Purpose	
		Registers 32 Bytes	BF
General Purpose			ł
Registers			
06 Puton			
96 Bytes			
			FOF
	7Fh	Accesses 70h-7Fh	FF
BANK 0	- /	BANK 1	

IADL	E 2-1:	PIC 12F	-683 SPE		GISTER	5 SUMMA	RY BAN	κu				
Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		Page
Bank (	)											
00h	INDF	Addressin	g this locatic	on uses cont	ents of FSR	to address d	ata memory	/ (not a physi	cal register)	xxxx	xxxx	17, 83
01h	TMR0	Timer0 M	odule's Reg	ister						xxxx	xxxx	39, 83
02h	PCL	Program (	Counter's (F	PC) Least S	ignificant By	rte				0000	0000	17, 83
03h	STATUS	IRP <sup>(1)</sup>	RP1 <sup>(1)</sup>	RP0	TO	PD	Z	DC	С	0001	1xxx	11, 83
04h	FSR	Indirect D	ata Memory	Address P	ointer					xxxx	xxxx	17, 83
05h	GPIO	_		GP5	GP4	GP3	GP2	GP1	GP0	xx	xxxx	31, 83
06h	_	Unimplem	nented							-	-	_
07h	_	Unimplem	nented							-	-	_
08h	_	Unimplem	nented							_	-	_
09h	_	Unimplem	nented							-	-	_
0Ah	PCLATH	_	—	_	Write Buffe	r for upper &	5 bits of Pro	gram Count	er	0	0000	17, 83
0Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000	0000	13, 83
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	15, 83
0Dh	_	Unimplem	nented							-	-	_
0Eh	TMR1L	Holding R	egister for t	he Least Si	gnificant By	te of the 16-	bit TMR1			xxxx	xxxx	41, 83
0Fh	TMR1H	Holding R	egister for t	he Most Sig	nificant Byt	e of the 16-b	bit TMR1			xxxx	xxxx	41, 83
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	43, 83
11h	TMR2	Timer2 M	odule Regis	ter					•	0000	0000	45, 83
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	45, 83
13h	CCPR1L	Capture/C	Compare/PV	VM Register	1 Low Byte	)			•	xxxx	xxxx	70, 83
14h	CCPR1H	Capture/C	Compare/PV	VM Register	r 1 High Byt	е				xxxx	xxxx	70, 83
15h	CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	69, 83
16h	_	Unimplem	nented							-	-	_
17h	—	Unimplem	nented							-	-	_
18h	WDTCON	_	—	_	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN	0	1000	90, 83
19h	CMCON0	—	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0	0000	47, 83
1Ah	CMCON1	—	_	_	—	_	—	T1GSS	CMSYNC		10	50, 83
1Bh	—	Unimplem	nented								-	—
1Ch	_	Unimplem	nented							_	-	_
1Dh	—	Unimplem	nented							_	-	_
1Eh	ADRESH	Most Sigr	ificant 8 bits	s of the left	shifted A/D	result or 2 b	its of right s	hifted result		xxxx	xxxx	57,83
1Fh	ADCON0	ADFM	VCFG	_	_	CHS1	CHS0	GO/DONE	ADON	00	0000	58,83

TABLE 2-1: PIC12F683 SPECIAL REGISTERS SUMMARY BANK 0

 $\label{eq:local_$ 

**Note 1:** IRP and RP1 bits are reserved, always maintain these bits clear.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Page
Bank	1										
80h	INDF	Addressing	this location	uses conte	nts of FSR t	o address d	ata memory	(not a physi	cal register)	xxxx xxxx	17, 83
81h	OPTION_REG	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	12, 83
82h	PCL	Program C	ounter's (P	C) Least Sig	gnificant By	rte				0000 0000	17, 83
83h	STATUS	IRP <sup>(1)</sup>	RP1 <sup>(1)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	11, 83
84h	FSR	Indirect Da	ta Memory	Address Po	ointer					xxxx xxxx	17, 83
85h	TRISIO	_		TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	32, 83
86h	_	Unimpleme	ented							_	
87h	_	Unimpleme	ented							_	
88h	_	Unimpleme	ented							_	
89h	_	Unimpleme	ented							—	_
8Ah	PCLATH	_		_	Write Buffe	er for upper	5 bits of Pr	ogram Cou	nter	0 0000	17, 83
8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	13, 83
8Ch	PIE1	EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	14, 83
8Dh	_	Unimpleme	ented							—	
8Eh	PCON	_	_	ULPWUE	SBODEN	_	_	POR	BOD	01qq	16, 83
8Fh	OSCCON		IRCF2	IRCF1	IRCF0	OSTS <sup>(2)</sup>	HTS	LTS	SCS	-110 x000	28, 83
90h	OSCTUNE	_		_	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	23, 83
91h	_	Unimpleme	ented							—	_
92h	PR2	Timer2 Mo	dule Period	Register						1111 1111	45, 83
93h	_	Unimpleme	ented							—	_
94h	_	Unimpleme	ented							—	_
95h	WPU <sup>(3)</sup>	_	_	WPU5	WPU4		WPU2	WPU1	WPU0	11 -111	32, 83
96h	IOC	_	_	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	33, 83
97h	_	Unimpleme	ented							—	_
98h	_	Unimpleme	ented							—	
99h	VRCON	VREN	_	VRR	—	VR3	VR2	VR1	VR0	0-0- 0000	53, 83
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000 0000	65, 83
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000 0000	65, 83
9Ch	EECON1	_	_	_	_	WRERR	WREN	WR	RD	x000	66, 84
9Dh	EECON2	EEPROM	Control Reg	ister 2 (not	a physical	register)					66, 84
9Eh	ADRESL	Least Sign	ificant 2 bits	of the left	shifted resu	It or 8 bits o	of the right s	shifted resul	t	xxxx xxxx	57, 84
9Fh	ANSEL	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	59, 84

## TABLE 2-2: PIC12F683 SPECIAL FUNCTION REGISTERS SUMMARY BANK 1

Legend: — = unimplemented locations read as '0', u = unchanged, x = unknown, q = value depends on condition, shaded = unimplemented

Note 1: IRP and RP1 bits are reserved, always maintain these bits clear.

2: OSCCON<OSTS> bit reset to '0' with Dual Speed Start-up and LP, HS or XT selected as the oscillator.

3: GP3 pull-up is enabled when MCLRE is '1' in the Configuration Word register.

## 2.2.2.1 Status Register

The Status register, shown in Register 2-1, contains:

- Arithmetic status of the ALU
- Reset status
- Bank select bits for data memory (SRAM)

The Status register can be the destination for any instruction, like any other register. If the Status register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the Status register as destination may be different than intended.

For example, CLRF STATUS, will clear the upper three bits and set the Z bit. This leaves the Status register as  $000u \ uluu$  (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the Status register, because these instructions do not affect any Status bits. For other instructions not affecting any Status bits, see the "Instruction Set Summary".

- Note 1: Bits IRP and RP1 (Status<7:6>) are not used by the PIC12F683 and should be maintained as clear. Use of these bits is not recommended, since this may affect upward compatibility with future products.
  - 2: The <u>C and DC bits</u> operate as a Borrow and Digit Borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

## REGISTER 2-1: STATUS – STATUS REGISTER (ADDRESS: 03h OR 83h)

	• • • • • •	• • • • • •		. (		,				
	Reserved	Reserved	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
	IRP	RP1	RP0	TO	PD	Z	DC	С		
	bit 7							bit 0		
bit 7	IRP: This b	oit is reserve	d and shoul	d be maintai	ined as '0'					
bit 6	RP1: This bit is reserved and should be maintained as '0'									
bit 5	RP0: Regi	ster Bank Se	elect bit (use	ed for direct	addressing)					
		(80h–FFh) (00h–7Fh)								
bit 4	TO: Time-o	out bit								
		ower-up, CL		ction or SLE	EP instructio	n				
bit 3	PD: Power-down bit									
		ower-up or b cution of the			n					
bit 2	Z: Zero bit									
		sult of an ari sult of an ari				)				
bit 1	DC: Digit c	arry/borrow	bit (ADDWF, 2	ADDLW,SUB	LW,SUBWF i	nstructions)				
	For borrow, the polarity is reversed.									
	<ul> <li>1 = A carry-out from the 4th low-order bit of the result occurred</li> <li>0 = No carry-out from the 4th low-order bit of the result</li> </ul>									
bit 0		<u> </u>				tructions)				
	C: Carry/borrow bit (ADDWF, ADDLW, SUBLW, SUBWF instructions) 1 = A carry-out from the Most Significant bit of the result occurred									
	0 = No carry-out from the Most Significant bit of the result occurred									
	Note 1:	•	nt of the sec	v is reversed cond operan high or low-c	d. For rotate	e (RRF, RLF)	) instruction	•		

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

## PIC12F683

## 2.2.2.2 Option Register

The Option register is a readable and writable register, which contains various control bits to configure:

- TMR0/WDT prescaler
- External GP2/INT interrupt
- TMR0
- Weak pull-ups on GPIO

#### **REGISTER 2-2: OPTION\_REG – OPTION REGISTER (ADDRESS: 81h)** R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 GPPU INTEDG T0CS TOSE PSA PS2 PS1 PS0 bit 7 bit 0 bit 7 GPPU: GPIO Pull-up Enable bit 1 = GPIO pull-ups are disabled 0 = GPIO pull-ups are enabled by individual port latch values in WPU register bit 6 INTEDG: Interrupt Edge Select bit 1 = Interrupt on rising edge of GP2/INT pin 0 = Interrupt on falling edge of GP2/INT pin bit 5 TOCS: TMR0 Clock Source Select bit 1 = Transition on GP2/T0CKI pin0 = Internal instruction cycle clock (CLKOUT) bit 4 TOSE: TMR0 Source Edge Select bit 1 = Increment on high-to-low transition on GP2/T0CKI pin 0 = Increment on low-to-high transition on GP2/T0CKI pin bit 3 PSA: Prescaler Assignment bit 1 = Prescaler is assigned to the WDT 0 = Prescaler is assigned to the Timer0 module bit 2-0 PS<2:0>: Prescaler Rate Select bits Bit Value TMR0 Rate WDT Rate<sup>(1)</sup> 4.0 -

000	1:2	1:1
001	1:4	1:2
010	1:8	1:4
011	1:16	1:8
100	1:32	1:16
101	1:64	1:32
110	1:128	1:64
111	1 : 256	1 : 128
		-

Note 1: A dedicated 16-bit WDT postscaler is available for the PIC12F683. See Section 12.6 "Watchdog Timer (WDT)" for more information.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: To achieve a 1:1 prescaler assignment for TMR0, assign the prescaler to the WDT by setting PSA bit to '1' (Option<3>). See Section 5.4 "Prescaler".

## 2.2.2.3 INTCON Register

The INTCON register is a readable and writable register, which contains the various enable and flag bits for TMR0 register overflow, GPIO change and external GP2/INT pin interrupts.

**Note:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

## REGISTER 2-3: INTCON – INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	, R/W-0		
	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF		
	bit 7						•	bit 0		
bit 7	GIE: Global Interrupt Enable bit									
		es all unmask		S						
1.11.0		es all interrup		•.						
bit 6		pheral Interro	•							
		es all unmask es all periphe	• •	•	i					
bit 5		R0 Overflow I	•							
		es the TMR0	-							
	0 = Disabl	es the TMR0	interrupt							
bit 4		2/INT Externa								
		es the GP2/IN		•						
1.11.0		es the GP2/II								
bit 3		O Change In								
		es the GPIO	0							
bit 2		0 Overflow I	•	•						
	1 = TMR0	register has	overflowed	e (must be cle	eared in soft	ware)				
	0 = TMR0	register did r	not overflow							
bit 1		2/INT Externa		-						
		P2/INT exter				red in softw	are)			
bit 0		P2/INT extern	•		ur					
DILU		O Change In at least one of			channed stat	ta (must ha	cleared in sc	(tware)		
		of the GPIO<						ntware)		
	Note 1:	IOC registe	r must also	be enabled.						
	2:	T0IF bit is s	set when Ti	mer0 rolls o	ver. Timer0	is unchange	ed on Reset	and should		
		be initialize	d before cle	aring T0IF b	oit.					
	Legend:									
	R = Reada		W = W	ritable bit	U = Unin	nplemented	bit, read as	0'		
	- n = Value	e at POR	'1' = B	it is set	'0' = Bit i	s cleared	x = Bit is u	nknown		

## PIC12F683

## 2.2.2.4 PIE1 Register

The PIE1 register contains the interrupt enable bits, as shown in Register 2-4.

- n = Value at POR

**Note:** Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	, R/W-0		
	EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	EEIE: EE V	Vrite Comp	lete Interrupt	Enable bit						
			rite complete rite complete							
bit 6	ADIE: A/D	Converter I	nterrupt Ena	ble bit						
			onverter inte converter inte							
bit 5	CCP1IE: C	CP1 Interru	upt Enable bi	t						
		s the CCP1 es the CCP?	•							
bit 4	Unimplem	ented: Rea	id as '0'							
bit 3	CMIE: Con	nparator Int	errupt Enable	e bit						
			parator 1 inte							
bit 2	OSFIE: Os	cillator Fail	Interrupt Ena	able bit						
			ator fail interr ator fail interr	•						
bit 1	TMR2IE: ⊤	imer 2 to Pl	R2 Match Int	errupt Enab	le bit					
			2 to PR2 ma r 2 to PR2 m							
bit 0	TMR1IE: ⊺	imer 1 Ove	rflow Interrup	ot Enable bit						
		<ul> <li>1 = Enables the Timer 1 overflow interrupt</li> <li>0 = Disables the Timer 1 overflow interrupt</li> </ul>								
	Legend:							]		
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented	bit, read as	'0'		
	1					•				

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

## 2.2.2.5 PIR1 Register

The PIR1 register contains the interrupt flag bits, as shown in Register 2-5.

Note:	Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of						
	its corresponding enable bit or the global						
	enable bit, GIE (INTCON<7>). User						
	software should ensure the appropriate						
	interrupt flag bits are clear prior to						
	enabling an interrupt.						

## REGISTER 2-5: PIR1 – PERIPHERAL INTERRUPT REQUEST REGISTER 1 (ADDRESS: 0Ch)

	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF		
	bit 7							bit 0		
bit 7			Operation In							
	<ul> <li>1 = The write operation completed (must be cleared in software)</li> <li>0 = The write operation has not completed or has not been started</li> </ul>									
<b>h</b> it C		-		npleted or r	ias not been	started				
bit 6		Interrupt Fla	-							
			s not comple	ted or has r	not been sta	rted				
bit 5	CCP1IF: C	CP1 Interru	pt Flag bit							
	Capture m	<u>od</u> e:								
		-	apture occur capture occu		e cleared in	software)				
	Compare r	-								
	1 = A TMR	1 register co	ompare mato			eared in soft	ware)			
		-	compare ma	tch occurre	b					
	<u>PWM mod</u> Unused in									
bit 4	Unimplem	ented: Rea	<b>d as</b> '0'							
bit 3	CMIF: Con	nparator Inte	errupt Flag bi	it						
	•	•	out has chang out has not ch		e cleared in	software)				
bit 2	OSFIF: Os	cillator Fail	Interrupt Flag	g bit						
	•	n oscillator fa n clock oper	ailed, clock ir ating	nput has cha	anged to INT	OSC (must	be cleared i	n software)		
bit 1	TMR2IF: Timer 2 to PR2 Match Interrupt Flag bit									
			atch occurred atch has not o	•	leared in sol	ftware)				
bit 0	TMR1IF: T	ïmer 1 Over	flow Interrup	t Flag bit						
		1 register ov 1 has not ov	verflowed (mu	ust be clear	ed in softwa	re)				
		1 1105 1101 00	eniuweu							
	Legend:									
	R = Reada	able bit	W = W	ritable bit	U = Unin	plemented	bit, read as	ʻ0'		
	I		(A) D							

- n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

#### 2.2.2.6 **PCON Register**

The Power Control (PCON) register contains flag bits (see Table 12-2) to differentiate between a:

- Power-on Reset (POR)
- Brown-out Detect (BOD)
- Watchdog Timer Reset (WDT)
- External MCLR Reset

The PCON register also controls the Ultra Low-Power Wake-up and software enable of the  $\overline{BOD}$ .

The PCON register bits are shown in Register 2-6.

#### DECISTED (ADDDESS. SEA) **REGISTER 2-6**


2-6:	PCON – P	OWER CO	ONTROL R	EGISTER (	ADDRESS	6: 8Eh)			
	U-0	U-0	R/W-0	R/W-1	U-0	U-0	R/W-0	R/W-x	
	—	—	ULPWUE	SBODEN	_	—	POR	BOD	
	bit 7							bit 0	
7-6	Unimplem	ented: Rea	id as '0'						
5	ULPWUE:	ULPWUE: Ultra Low-Power Wake-up Enable bit							
	1 = Ultra Lo	1 = Ultra Low-Power Wake-up enabled							
	0 = Ultra Lo	ow-Power V	Vake-up disa	abled					
-	SBODEN:	Software B	OD Enable b	<sub>oit</sub> (1)					
	1 = BOD er								
	0 = BOD di	sabled							
8-2	Unimplem	ented: Rea	id as '0'						
	POR: Powe	er-on Rese	t Status bit						
	1 = No Pov	ver-on Res	et occurred						
	0 = A Powe	er-on Reset	occurred (m	lust be set ir	software at	fter a Power	on Reset o	ccurs)	
	BOD: Brow	n-out Dete	ct Status bit						
	1 = No Bro	wn-out Det	ect occurred						
	0 = A Brow	n-out Dete	ct occurred (	must be set	in software a	after a Brow	n-out Detect	t occurs)	
	Note 1:	BODEN<1	:0> = 01 in th	ne Configura	tion Word re	gister for thi	s bit to contro	ol the BOD.	

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

## 2.3 PCL and PCLATH

The Program Counter (PC) is 13 bits wide. The low byte comes from the PCL register, which is a readable and writable register. The high byte (PC<12:8>) is not directly readable or writable and comes from PCLATH. On any Reset, the PC is cleared. Figure 2-3 shows the two situations for the loading of the PC. The upper example in Figure 2-3 shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in Figure 2-3 shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

### FIGURE 2-3: LOADING OF PC IN DIFFERENT SITUATIONS



## 2.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When performing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256-byte block). Refer to the Application Note *AN556, "Implementing a Table Read"* (DS00556).

## 2.3.2 STACK

The PIC12F683 family has an 8-level x 13-bit wide hardware stack (see Figure 2-1). The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or POP operation. The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

## **Note 1:** There are no Status bits to indicate stack overflow or stack underflow conditions.

2: There are no instructions/mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW and RETFIE instructions or the vectoring to an interrupt address.

## 2.4 Indirect Addressing, INDF and FSR Registers


The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses data pointed to by the File Select Register (FSR). Reading INDF itself indirectly will produce 00h. Writing to the INDF register indirectly results in a no operation (although Status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (Status<7>), as shown in Figure 2-4.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 2-1.

	MOVLW	0x20	;initialize pointer				
	MOVWF	FSR	;to RAM				
NEXT	CLRF	INDF	;clear INDF register				
	INCF	FSR	;inc pointer				
	BTFSS	FSR,4	;all done?				
	GOTO	NEXT	;no clear next				
CONTIN	CONTINUE		;yes continue				
1							





## 3.0 CLOCK SOURCES

## 3.1 Overview

The PIC12F683 has a wide variety of clock sources and selection features to allow it to be used in a wide range of applications while maximizing performance and minimizing power consumption. Figure 3-1 illustrates a block diagram of the PIC12F683 clock sources.


Clock sources can be configured from external oscillators, quartz crystal resonators, ceramic resonators and Resistor-Capacitor (RC) circuits. In addition, the system clock source can be configured from one of two internal oscillators, with a choice of speeds selectable via software. Additional clock features include:

- Selectable system clock source between external or internal via software.
- Two-Speed Clock Start-up mode, which minimizes latency between external oscillator start-up and code execution.
- Fail-Safe Clock Monitor (FSCM) designed to detect a failure of the external clock source (LP, XT, HS, EC or RC modes) and switch to the internal oscillator.

The PIC12F683 can be configured in one of eight clock modes.

- 1. EC External clock with I/O on GP4.
- 2. LP Low gain crystal or Ceramic Resonator Oscillator mode.
- 3. XT Medium gain crystal or Ceramic Resonator Oscillator mode.
- 4. HS High gain crystal or Ceramic Resonator mode.
- 5. RC External Resistor-Capacitor (RC) with Fosc/4 output on GP4
- RCIO External Resistor-Capacitor with I/O on GP4.
- 7. INTRC Internal oscillator with Fosc/4 output on GP4 and I/O on GP5.
- 8. INTRCIO Internal oscillator with I/O on GP4 and GP5.

Clock source modes are configured by the FOSC<2:0> bits in the Configuration Word register (see **Section 12.0 "Special Features of the CPU"**). The internal clock can be generated by two oscillators. The HFINTOSC is a high-frequency calibrated oscillator. The LFINTOSC is a low-frequency uncalibrated oscillator.



## 3.2 Clock Source Modes

Clock source modes can be classified as external or internal.

- External clock modes rely on external circuitry for the clock source. Examples are oscillator modules (EC mode), quartz crystal resonators or ceramic resonators (LP, XT and HS modes) and Resistor-Capacitor (RC mode) circuits.
- Internal clock sources are contained internally within the PIC12F683. The PIC12F683 has two internal oscillators: the 8 MHz High-Frequency Internal Oscillator (HFINTOSC) and 31 kHz Low-Frequency Internal Oscillator (LFINTOSC).

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

## 3.3 External Clock Modes

## 3.3.1 OSCILLATOR START-UP TIMER (OST)

If the PIC12F683 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) counts 1024 oscillations from the OSC1 pin, following a Power-on Reset (POR) and the Power-up Timer (PWRT) has expired (if configured), or a wake-up from Sleep. During this time, the program counter does not increment and program execution is suspended. The OST ensures that the oscillator circuit, using a quartz crystal resonator or ceramic resonator, has started and is providing a stable system clock to the PIC12F683. When switching between clock sources a delay is required to allow the new clock to stabilize. These oscillator delays are shown in Table 3-1.

In order to minimize latency between external oscillator start-up and code execution, the Two-Speed Clock Startup mode can be selected (see **Section 3.6** "**Two-Speed Clock Start-up Mode**").

Switch From	Switch To	Frequency	Oscillator Delay		
Sleep/POR	LFINTOSC HFINTOSC	31 kHz 125 kHz-8 MHz	5 μs–10 μs (approx.) CPU Start-up <sup>(1)</sup>		
Sleep/POR	EC, RC	DC – 20 MHz			
LFINTOSC (31 kHz)	EC, RC	DC – 20 MHz			
Sleep/POR	LP, XT, HS	31 kHz-20 MHz	1024 Clock Cycles (OST)		
LFINTOSC (31 kHz)	HFINTOSC	125 kHz-8 MHz	1 μs (approx.)		

## TABLE 3-1: OSCILLATOR DELAY EXAMPLES

**Note 1:** The 5  $\mu$ s–10  $\mu$ s start-up delay is based on a 1 MHz system clock.


## 3.3.2 EC MODE

The External Clock (EC) mode allows an externally generated logic level as the system clock source. When operating in this mode, an external clock source is connected to the OSC1 pin and the GP5 pin is available for general purpose I/O. Figure 3-2 shows the pin connections for EC mode.

The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep. Because the PIC12F683 design is fully static, stopping the external clock input will have the effect of halting the device while leaving all data intact. Upon restarting the external clock, the device will resume operation as if no time had elapsed.



### EXTERNAL CLOCK (EC) MODE OPERATION



## 3.3.3 LP, XT, HS MODES

The LP, XT and HS modes support the use of quartz crystal resonators or ceramic resonators connected to the OSC1 and OSC2 pins (Figure 3-1). The mode selects a low, medium or high gain setting of the internal inverter-amplifier to support various resonator types and speed.


**LP** Oscillator mode selects the lowest gain setting of the internal inverter-amplifier. LP mode current consumption is the least of the three modes. This mode is best suited to drive resonators with a low drive level specification, for example, tuning fork type crystals.

**XT** Oscillator mode selects the intermediate gain setting of the internal inverter-amplifier. XT mode current consumption is the medium of the three modes. This mode is best suited to drive resonators with a medium drive level specification, for example, AT-cut quartz crystal resonators.

**HS** Oscillator mode selects the highest gain setting of the internal inverter-amplifier. HS mode current consumption is the highest of the three modes. This mode is best suited for resonators that require a high drive setting, for example, AT-cut quartz crystal resonators or ceramic resonators.

Figure 3-3 and Figure 3-4 show typical circuits for quartz crystal and ceramic resonators, respectively.


## FIGURE 3-3: QUARTZ CRYSTAL OPERATION (LP, XT OR



- Note 1: Quartz crystal characteristics vary according to type, package and manufacturer. The user should consult the manufacturer data sheets for specifications and recommended application.
  - **2:** Always verify oscillator performance over the VDD and temperature range that is expected for the application.

## FIGURE 3-4:

### CERAMIC RESONATOR OPERATION (XT OR HS MODE)




## 3.3.4 EXTERNAL RC MODES


The External Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required. There are two modes, RC and RCIO.

In RC mode, the RC circuit connects to the OSC1 pin. The OSC2/CLKOUT pin outputs the RC oscillator frequency divided by 4. This signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements. Figure 3-5 shows the RC mode connections.





In RCIO mode, the RC circuit is connected to the OSC1 pin. The OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 4 of GPIO (GP4). Figure 3-6 shows the RCIO mode connections.



The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. Other factors affecting the oscillator frequency are:

- threshold voltage variation
- component tolerances
- packaging variations in capacitances

## 3.4 Internal Clock Modes

The PIC12F683 has two independent, internal oscillators that can be configured or selected as the system clock source.

- The HFINTOSC (High-Frequency Internal Oscillator) is factory calibrated and operates at 8 MHz. The frequency of the HFINTOSC can be user adjusted ±12% via software using the OSCTUNE register (Register 3-1).
- The LFINTOSC (Low-Frequency Internal Oscillator) is uncalibrated and operates at approximately 31 kHz.

The system clock speed can be selected via software using the Internal Oscillator Frequency Select (IRCF) bits.

The system clock can be selected between external or internal clock sources via the System Clock Selection (SCS) bit (see **Section 3.5 "Clock Switching**").

## 3.4.1 INTRC AND INTRCIO MODES

The INTRC and INTRCIO modes configure the internal oscillators as the system clock source when the device is programmed using the Oscillator Selection (FOSC) bits in the Configuration Word register (Register 12-1).

In **INTRC** mode, the OSC1 pin is available for general purpose I/O. The OSC2/CLKOUT pin outputs the selected internal oscillator frequency divided by 4. The CLKOUT signal may be used to provide a clock for external circuitry, synchronization, calibration, test or other application requirements.

In **INTRCIO** mode, the OSC1 and OSC2 pins are available for general purpose I/O.

## 3.4.2 HFINTOSC

The High-Frequency Internal Oscillator (HFINTOSC) is a factory calibrated 8 MHz internal clock source. The frequency of the HFINTOSC can be altered approximately  $\pm 12\%$  via software using the OSCTUNE register (Register 3-1).

The output of the HFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). One of seven frequencies can be selected via software using the IRCF bits (see Section 3.4.4 "Frequency Select Bits (IRCF)").

The HFINTOSC is enabled by selecting any frequency between 8 MHz and 125 kHz (IRCF  $\neq$  000) as the system clock source (SCS = 1), or when Two-Speed Start-up is enabled (IESO = 1 and IRCF  $\neq$  000).

The HF Internal Oscillator (HTS) bit (OSCCON<2>) indicates whether the HFINTOSC is stable or not.

## 3.4.2.1 OSCTUNE Register

bit 7-5 bit 4-0

The HFINTOSC is factory calibrated but can be adjusted in software by writing to the OSCTUNE register (Register 3-1).

The OSCTUNE register has a tuning range of  $\pm 12\%$ . The default value of the OSCTUNE register is '0'. The value is a 5-bit two's complement number. Due to process variation, the monotonicity and frequency step cannot be specified.

R = Readable bit

- n = Value at POR

When the OSCTUNE register is modified, the HFINTOSC frequency will begin shifting to the new frequency. The HFINTOSC clock will stabilize within 1 ms. Code execution continues during this shift. There is no indication that the shift has occurred.

OSCTUNE does not affect the LFINTOSC frequency. Operation of features that depend on the LFINTOSC clock source frequency, such as the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail-Safe Clock Monitor (FSCM) and peripherals, are *not* affected by the change in frequency.

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

## REGISTER 3-1: OSCTUNE – OSCILLATOR TUNING RESISTOR (ADDRESS: 90h)

	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—	_	TUN4	TUN3	TUN2	TUN1	TUN0		
bit 7							bit 0		
Unimplemented: Read as '0'									
TUN<4:0>: Frequency Tuning bits									
	laximum fred	•							
01110 =		400.009							
•									
•									
•									
00001 =									
00000 = O	scillator mod	dule is runni	ng at the ca	librated freq	uency.				
11111 =									
•									
•									
•									
10000 = Minimum frequency									

© 2004 Microchip Technology Inc.

W = Writable bit

'1' = Bit is set

## 3.4.3 LFINTOSC

The Low-Frequency Internal Oscillator (LFINTOSC) is an uncalibrated (approximate) 31 kHz internal clock source.

The output of the LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). 31 kHz can be selected via software using the IRCF bits (see **Section 3.4.4 "Frequency Select Bits (IRCF)**"). The LFINTOSC is also the frequency for the Power-up Timer (PWRT), Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The LFINTOSC is enabled by selecting 31 kHz (IRCF = 000) as the system clock source (SCS = 1), or when any of the following are enabled:

- Two-Speed Start-up (IESO = 1 and IRCF = 000)
- Power-up Timer (PWRT)
- Watchdog Timer (WDT)
- Fail-Safe Clock Monitor (FSCM)

The LF Internal Oscillator (LTS) bit (OSCCON<1>) indicates whether the LFINTOSC is stable or not.

## 3.4.4 FREQUENCY SELECT BITS (IRCF)

The output of the 8 MHz HFINTOSC and 31 kHz LFINTOSC connects to a postscaler and multiplexer (see Figure 3-1). The Internal Oscillator Frequency select bits, IRCF<2:0> (OSCCON<6:4>), select the frequency output of the internal oscillators. One of eight frequencies can be selected via software:

- 8 MHz
- 4 MHz (Default after Reset)
- 2 MHz
- 1 MHz
- 500 kHz
- 250 kHz
- 125 kHz
- 31 kHz

Note:	Following any Reset, the IRCF bits are set
	to '110' and the frequency selection is set
	to 4 MHz. The user can modify the IRCF
	bits to select a different frequency.

## 3.4.5 HF AND LF INTOSC CLOCK SWITCH TIMING

When switching between the LFINTOSC and the HFINTOSC, the new oscillator may already be shut down to save power. If this is the case, there is a 10  $\mu$ s delay after the IRCF bits are modified before the frequency selection takes place. The LTS/HTS bits will reflect the current active status of the LFINTOSC and the HFINTOSC oscillators. The timing of a frequency selection is as follows:

- 1. IRCF bits are modified.
- 2. If the new clock is shut down, a 10  $\mu s$  clock start-up delay is started.
- Clock switch circuitry waits for a falling edge of the current clock.
- 4. CLKOUT is held low and the clock switch circuitry waits for a rising edge in the new clock.
- 5. CLKOUT is now connected with the new clock. HTS/LTS bits are updated as required.
- 6. Clock switch is complete.

If the internal oscillator speed selected is between 8 MHz and 125 kHz, there is no start-up delay before the new frequency is selected. This is because the old and the new frequencies are derived from the HFINTOSC via the postscaler and multiplexer.

## 3.5 Clock Switching

The system clock source can be switched between external and internal clock sources via software using the System Clock Select (SCS) bit.

## 3.5.1 SYSTEM CLOCK SELECT (SCS) BIT

The System Clock Select (SCS) bit (OSCCON<0>) selects the system clock source that is used for the CPU and peripherals.

- When SCS = 0, the system clock source is determined by configuration of the FOSC<2:0> bits in the Configuration Word register (CONFIG).
- When SCS = 1, the system clock source is chosen by the internal oscillator frequency selected by the IRCF bits. After a Reset, SCS is always cleared.
  - **Note:** Any automatic clock switch, which may occur from Two-Speed Start-up or Fail-Safe Clock Monitor, does not update the SCS bit. The user can monitor the OSTS (OSCCON<3>) to determine the current system clock source.

## 3.5.2 OSCILLATOR START-UP TIME-OUT STATUS BIT

The Oscillator Start-up Time-out Status (OSTS) bit (OSCCON<3>) indicates whether the system clock is running from the external clock source, as defined by the FOSC bits, or from internal clock source. In particular, OSTS indicates that the Oscillator Start-up Timer (OST) has timed out for LP, XT or HS modes.

## 3.6 Two-Speed Clock Start-up Mode

Two-Speed Start-up mode provides additional power savings by minimizing the latency between external oscillator start-up and code execution. In applications that make heavy use of the Sleep mode, Two-Speed Start-up will remove the external oscillator start-up time from the time spent awake and can reduce the overall power consumption of the device.

This mode allows the application to wake-up from Sleep, perform a few instructions using the INTOSC as the clock source and go back to Sleep without waiting for the primary oscillator to become stable.

Note: Executing a SLEEP instruction will abort the oscillator start-up time and will cause the OSTS bit (OSCCON<3>) to remain clear.

When the PIC12F683 is configured for LP, XT or HS modes, the Oscillator Start-up Timer (OST) is enabled (see **Section 3.3.1** "**Oscillator Start-up Timer** (**OST**)"). The OST timer will suspend program execution until 1024 oscillations are counted. Two-Speed Start-up mode minimizes the delay in code execution by operating from the internal oscillator as the OST is counting. When the OST count reaches 1024 and the OSTS bit (OSCCON<3>) is set, program execution switches to the external oscillator.

## 3.6.1 TWO-SPEED START-UP MODE CONFIGURATION

Two-Speed Start-up mode is configured by the following settings:

- IESO = 1 (CONFIG<10>) Internal/External Switch Over bit.
- SCS = 0.
- FOSC configured for LP, XT or HS mode.

Two-Speed Start-up mode is entered after:

- Power-on Reset (POR) and, if enabled, after PWRT has expired, or
- Wake-up from Sleep.

If the external clock oscillator is configured to be anything other than LP, XT or HS mode, then Two-Speed Start-up is disabled. This is because the external clock oscillator does not require any stabilization time after POR or an exit from Sleep.

## 3.6.2 TWO-SPEED START-UP SEQUENCE

- 1. Wake-up from Power-on Reset or Sleep.
- Instructions begin execution by the internal oscillator at the frequency set in the IRCF bits (OSCCON<6:4>).
- 3. OST enabled to count 1024 clock cycles.
- 4. OST timed out, wait for falling edge of the internal oscillator.
- 5. OSTS is set.
- 6. System clock held low until the next falling edge of new clock (LP, XT or HS mode).
- 7. System clock is switched to external clock source.

## 3.6.3 CHECKING EXTERNAL/INTERNAL CLOCK STATUS

Checking the state of the OSTS bit (OSCCON<3>) will confirm if the PIC12F683 is running from the external clock source as defined by the FOSC bits in the Configuration Word register (CONFIG) or the internal oscillator.





FIGURE 3-7: TWO-SPEED START-UP

## 3.7 Fail-Safe Clock Monitor

The Fail-Safe Clock Monitor (FSCM) is designed to allow the device to continue to operate in the event of an oscillator failure. The FSCM can detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired.

FIGURE 3-8: FSCM BLOCK DIAGRAM



The FSCM function is enabled by setting the FCMEN bit in the Configuration Word register (CONFIG). It is applicable to all external clock options (LP, XT, HS, EC, RC or IO modes).

In the event of an external clock failure, the FSCM will set the OSFIF bit (PIR1<2>) and generate an oscillator fail interrupt if the OSFIE bit (PIE1<2>) is set. The device will then switch the system clock to the internal oscillator. The system clock will continue to come from the internal oscillator unless the external clock recovers and the Fail-Safe condition is exited.

The frequency of the internal oscillator will depend upon the value contained in the IRCF bits (OSCCON<6:4>). Upon entering the Fail-Safe condition, the OSTS bit (OSCCON<3>) is automatically cleared to reflect that the internal oscillator is

FIGURE 3-9: FSCM TIMING DIAGRAM

active and the WDT is cleared. The SCS bit (OSCCON<0>) is not updated. Enabling FSCM does not affect the LTS bit.

The FSCM sample clock is generated by dividing the INTRC clock by 64. This will allow enough time between FSCM sample clocks for a system clock edge to occur. Figure 3-8 shows the FSCM block diagram.

On the rising edge of the sample clock, the monitoring latch (CM = 0) will be cleared. On a falling edge of the primary system clock, the monitoring latch will be set (CM = 1). In the event that a falling edge of the sample clock occurs and the monitoring latch is not set, a clock failure has been detected. The assigned internal oscillator is enabled when FSCM is enabled, as reflected by the IRCF.


Note:	Two-Speed	Start-up	is	automatically
	enabled whe	n the Fail-	Safe	<b>Clock Monitor</b>
	mode is enal	oled.		

Note: Primary clocks with a frequency ≤ ~488 Hz will be considered failed by the FSCM. A slow starting oscillator can cause an FSCM interrupt.

## 3.7.1 FAIL-SAFE CONDITION CLEARING

The Fail-Safe condition is cleared after a Reset, the execution of a SLEEP instruction, or a modification of the SCS bit. While in Fail-Safe condition, the PIC12F683 uses the internal oscillator as the system clock source. The IRCF bits (OSCCON<6:4>) can be modified to adjust the internal oscillator frequency without exiting the Fail-Safe condition.

The Fail-Safe condition must be cleared before the OSFIF flag can be cleared.



## 3.7.2 RESET OR WAKE-UP FROM SLEEP

The FSCM is designed to detect oscillator failure at any point after the device has exited a Reset or Sleep condition and the Oscillator Start-up Timer (OST) has expired. If the external clock is EC or RC mode, monitoring will begin immediately following these events.

For LP, XT or HS mode the external oscillator may require a start-up time considerably longer than the FSCM sample clock time or a false clock failure may be detected (see Figure 3-9). To prevent this, the internal oscillator is automatically configured as the system clock and functions until the external clock is stable (the OST has timed out). This is identical to Two-Speed Start-up mode. Once the external oscillator is stable, the LFINTOSC returns to its role as the FSCM source.

Note: Due to the wide range of oscillator start-up times, the Fail-Safe circuit is not active during oscillator start-up (i.e., after exiting Reset or Sleep). After an appropriate amount of time, the user should check the OSTS bit (OSCCON<3>) to verify the oscillator start-up and system clock switchover has successfully completed.

## REGISTER 3-2: OSCCON – OSCILLATOR CONTROL REGISTER (ADDRESS: 8Fh)

	U-0	R/W-1	R/W-1	R/W-0	R-1	R-0	R-0	R/W-0				
	_	IRCF2	IRCF1	IRCF0	OSTS <sup>(1)</sup>	HTS	LTS	SCS				
	bit 7	·						bit 0				
bit 7	Unimplem	ented: Read	<b>d as</b> '0'									
bit 6-4	IRCF<2:0>	: Internal Os	scillator Fred	quency Sele	ct bits							
	000 <b>= 31 k</b>	Hz										
	001 = 125	kHz										
	010 = 250											
		011 = 500 kHz										
		100 = 1 MHz										
	101 = 2  MHz											
	110 = 4 MHz 111 = 8 MHz											
bit 3	OSTS: Oscillator Start-up Time-out Status bit											
	1 = Device is running from the external system clock defined by FOSC<2:0>											
	0 =  Device is running from the internal system clock (HFINTOSC or LFINTOSC)											
bit 2	<b>HTS:</b> HFINTOSC (High Frequency – 8 MHz to 125 kHz) Status bit											
	1 = HFINTOSC is stable											
	0 = HFINTOSC is not stable											
bit 1	LTS: LFINTOSC (Low Frequency – 31 kHz) Stable bit											
	1 = LFINTOSC is stable											
	0 = LFINTOSC is not stable											
bit 0	SCS: Syste	em Clock Se	lect bit									
	1 = Internal oscillator is used for system clock											
	0 = Clock source defined by FOSC < 2:0 >											
	Note 1: Bit resets to '0' with Two-Speed Start-up and LP, XT or HS selected as the oscillator											
		mode or Fai	I-Safe mode	is enabled.								

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other Resets
0Ch	PIR1	EEIF	ADIF	CCP1IF	—	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	0000 0000
8Ch	PIE1	EEIE	ADIE	CCP1IE	-	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	0000 0000
8Fh	OSCCON	_	IRCF2	IRCF1	IRCF0	OSTS <sup>(2)</sup>	HTS	LTS	SCS	-110 x000	-110 x000
90h	OSCTUNE	—	—	—	TUN4	TUN3	TUN2	TUN1	TUN0	0 0000	u uuuu
2007h <sup>(1)</sup>	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0	_	_

 TABLE 3-2:
 SUMMARY OF REGISTERS ASSOCIATED WITH CLOCK SOURCES

**Legend:** x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by oscillators.

**Note 1:** See Register 12-1 for operation of all Configuration Word register bits.

2: See Register 3-2 for details.

NOTES:

## 4.0 GPIO PORT

There are as many as six general purpose I/O pins available. Depending on which peripherals are enabled, some or all of the pins may not be available as general purpose I/O. In general, when a peripheral is enabled, the associated pin may not be used as a general purpose I/O pin.

Note:	Additional information on I/O ports may be
	found in the "PICmicro® Mid-Range MCU
	Family Reference Manual" (DS33023).

## 4.1 GPIO and the TRISIO Registers

GPIO is a 6-bit wide, bidirectional port. The corresponding data direction register is TRISIO. Setting a TRISIO bit (= 1) will make the corresponding GPIO pin an input (i.e., put the corresponding output driver in a High-impedance mode). Clearing a TRISIO bit (= 0) will make the corresponding GPIO pin an output (i.e., put the contents of the output latch on the selected pin). The exception is GP3, which is input only and its TRISIO bit will always read as '1'. Example 4-1 shows how to initialize GPIO.

Reading the GPIO register reads the status of the pins, whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified and then written to the port data latch. GP3 reads '0' when MCLRE = 1.

The TRISIO register controls the direction of the GPIO pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISIO register are maintained set when using them as analog inputs. I/O pins configured as analog input always read '0'.

Note:	The ANSEL (9Fh) and CMCON0 (19h)
	registers must be initialized to configure
	an analog channel as a digital input. Pins
	configured as analog inputs will read '0'.

## EXAMPLE 4-1: INITIALIZING GPIO

BCF	STATUS, RPO	;Bank 0
CLRF	GPIO	;Init GPIO
MOVLW	07h	;Set GP<2:0> to
MOVWF	CMCON0	;digital I/O
BSF	STATUS, RPO	;Bank 1
CLRF	ANSEL	;digital I/O
MOVLW	0Ch	;Set GP<3:2> as inputs
MOVWF	TRISIO	;and set GP<5:4,1:0>
		;as outputs
BCF	STATUS, RPO	;Bank 0

## 4.2 Additional Pin Functions

Every GPIO pin on the PIC12F683 has an interrupt-onchange option and a weak pull-up option. GP0 has an Ultra Low-Power Wake-up option. The next three sections describe these functions.

## 4.2.1 WEAK PULL-UPS

Each of the GPIO pins, except GP3, has an individually configurable weak internal pull-up. Control bits WPUx enable or disable each pull-up. Refer to Register 4-3. Each weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset by the GPPU bit (OPTION<7>). A weak pull-up is automatically enabled for GP3 when configured as MCLR and disabled when GP3 is an I/O. There is no software control of the MCLR pull-up.

## REGISTER 4-1: GPIO – GENERAL PURPOSE I/O REGISTER (ADDRESS: 05h)

				•	,		
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0
_	_	GP5	GP4	GP3	GP2	GP1	GP0
bit 7							bit 0
<b>Unimpleme</b> <b>GPIO&lt;5:0&gt;</b> : 1 = Port pin 0 = Port pin	GPIO I/O is > VIH						
Legend:							
R = Readab	le bit	W = V	Vritable bit	U = Unimp	lemented b	it, read as '	D'
- n = Value a	at POR	'1' = E	Bit is set	'0' = Bit is (	cleared	x = Bit is ur	nknown

© 2004 Microchip Technology Inc.

bit 7-6 bit 5-0

## PIC12F683

## REGISTER 4-2: TRISIO – GPIO TRI-STATE REGISTER (ADDRESS: 85h)

U-0	U-0	R/W-1	R/W-1	R-1	R/W-1	R/W-1	R/W-1
_	—	TRISI05	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0
bit 7							bit 0

bit 7-6: **Unimplemented**: Read as '0'

bit 5-0: TRISIO<5:0>: GPIO Tri-State Control bit

1 = GPIO pin configured as an input (tri-stated)

0 = GPIO pin configured as an output

Note 1: TRISIO<3> always reads '1'.

**2:** TRISIO<5:4> reads '1' in XT, LP and HS modes.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

## REGISTER 4-3: WPU – WEAK PULL-UP REGISTER (ADDRESS: 95h)

	U-0	U-0	R/W-1	R/W-1	U-0	R/W-1	R/W-1	R/W-1
	—	—	WPU5	WPU4	_	WPU2	WPU1	WPU0
-	bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 WPU<5:4>: Weak Pull-up register bit
  - 1 = Pull-up enabled

0 = Pull-up disabled

### bit 3 Unimplemented: Read as '0'

bit 2-0 WPU<2:0>: Weak Pull-up register bit

1 = Pull-up enabled

0 = Pull-up disabled

Note 1: Global GPPU must be enabled for individual pull-ups to be enabled.

- 2: The weak pull-up device is automatically disabled if the pin is in output mode (TRISIO = 0).
- **3:** The GP3 pull-up is enabled when configured as MCLR and disabled as an I/O in the Configuration Word.
- **4:** WPU<5:4> reads '1' in XT, LP and HS modes.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented	U = Unimplemented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

## 4.2.2 INTERRUPT-ON-CHANGE

Each of the GPIO pins is individually configurable as an interrupt-on-change pin. Control bits IOCx enable or disable the interrupt function for each pin. Refer to Register 4-4. The interrupt-on-change is disabled on a Power-on Reset.

For enabled interrupt-on-change pins, the values are compared with the old value latched on the last read of GPIO. The 'mismatch' outputs of the last read are OR'd together to set the GPIO Change Interrupt Flag bit (GPIF) in the INTCON register. This interrupt can wake the device from Sleep. The user, in the Interrupt Service Routine, clears the interrupt by:

- a) Any read or write of GPIO. This will end the mismatch condition, then
- b) Clear the flag bit GPIF.

A mismatch condition will continue to set flag bit GPIF. Reading GPIO will end the mismatch condition and allow flag bit GPIF to be cleared. The <u>latch</u> holding the last read value is not affected by a MCLR nor BOD Reset. After these resets, the GPIF flag will continue to be set if a mismatch is present.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.

## **REGISTER 4-4:** IOC – INTERRUPT-ON-CHANGE GPIO REGISTER (ADDRESS: 96h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0
bit 7							bit 0

bit 7-6 Unimplemented: Read as '0'

- bit 5-0 IOC<5:0>: Interrupt-on-change GPIO Control bit
  - 1 = Interrupt-on-change enabled
  - 0 = Interrupt-on-change disabled
    - Note 1: Global Interrupt Enable (GIE) must be enabled for individual interrupts to be recognized.
      - 2: IOC<5:4> reads '1' in XT, LP and HS modes.

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented	ented bit, read as '0'		
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

## 4.2.3 ULTRA LOW-POWER WAKE-UP

The Ultra Low-Power Wake-up (ULPWU) on GP0 allows a slow falling voltage to generate an interrupton-change on GP0 without excess current consumption. The mode is selected by setting the ULPWUE bit (PCON<5>). This enables a small current sink which can be used to discharge a capacitor on GP0.

To use this feature, the GP0 pin is configured to output '1' to charge the capacitor, interrupt-on-change for GP0 is enabled and GP0 is configured as an input. The ULPWUE bit is set to begin the discharge and a SLEEP instruction is performed. When the voltage on GP0 drops below VIL, an interrupt will be generated which will cause the device to wake-up. Depending on the state of the GIE bit (INTCON<7>), the device will either jump to the interrupt vector (0004h) or execute the next instruction when the interrupt event occurs. See Section 4.2.2 "Interrupt-on-change" and Section 12.4.3 "GPIO Interrupt" for more information. This feature provides a low-power technique for periodically waking up the device from Sleep. The time-out is dependent on the discharge time of the RC circuit on GP0. See Example 4-2 for initializing the Ultra Low-Power Wake-up module.

The series resistor provides overcurrent protection for the GP0 pin and can allow for software calibration of the timeout (see Figure 4-1). A timer can be used to measure the charge time and discharge time of the capacitor. The charge time can then be adjusted to provide the desired interrupt delay. This technique will compensate for the affects of temperature, voltage and component accuracy. The Ultra Low-Power Wake-up peripheral can also be configured as a simple Programmable Low-Voltage Detect or temperature sensor.

Note: For more information, refer to the Application Note AN879, "Using the Microchip Ultra Low-Power Wake-up Module" (DS00879).

© 2004 Microchip Technology Inc.

## EXAMPLE 4-2: ULTRA LOW-POWER WAKE-UP INITIALIZATION

BCF	STATUS, RPO	;Bank 0
BSF	GPIO,0	;Set GP0 data latch
MOVLW	Н′7′	;Turn off
MOVWF	CMCON0	; comparator
BSF	STATUS, RPO	;Bank 1
BCF	ANSEL,0	;GP0 to digital I/O
BCF	TRISIO,0	;Output high to
CALL	CapDelay	; charge capacitor
BSF	PCON,ULPWUE	;Enable ULP Wake-up
BSF	IOC,0	;Select GP0 IOC
BSF	TRISIO,0	;GP0 to input
MOVLW	B'10001000'	;Enable interrupt
MOVWF	INTCON	; and clear flag
SLEEP		;Wait for IOC


## 4.2.4 PIN DESCRIPTIONS AND DIAGRAMS

Each GPIO pin is multiplexed with other functions. The pins and their combined functions are briefly described here. For specific information about individual functions such as the comparator or the A/D, refer to the appropriate section in this data sheet.

## 4.2.4.1 GP0/AN0/CIN+/ICSPDAT/ULPWU

Figure 4-1 shows the diagram for this pin. The GP0 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- an analog input to the comparator
- · an analog input to the Ultra Low-Power Wake-up
- In-Circuit Serial Programming data



## FIGURE 4-1: BLOCK DIAGRAM OF GP0


# 4.2.4.2 GP1/AN1/CIN-/VREF/ICSPCLK

Figure 4-1 shows the diagram for this pin. The GP1 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- a analog input to the comparator
- a voltage reference input for the A/D
- In-Circuit Serial Programming clock

# FIGURE 4-2:


# **BLOCK DIAGRAM OF GP1**



# 4.2.4.3 GP2/AN2/T0CKI/INT/COUT/CCP1

Figure 4-3 shows the diagram for this pin. The GP2 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- the clock input for TMR0
- an external edge triggered interrupt
- a digital output from the comparator
- a digital input/output for the CCP (refer to Section 11.0 "Capture/Compare/PWM (CCP) Module").




# PIC12F683

# 4.2.4.4 GP3/MCLR/VPP

Figure 4-4 shows the diagram for this pin. The GP3 pin is configurable to function as one of the following:

- a general purpose input
- · as Master Clear Reset with weak pull-up




# 4.2.4.5 GP4/AN3/T1G/OSC2/CLKOUT

Figure 4-5 shows the diagram for this pin. The GP4 pin is configurable to function as one of the following:

- a general purpose I/O
- an analog input for the A/D
- a TMR1 gate input
- a crystal/resonator connection
- a clock output




# BLOCK DIAGRAM OF GP4



# 4.2.4.6 GP5/T1CKI/OSC1/CLKIN

Figure 4-6 shows the diagram for this pin. The GP5 pin is configurable to function as one of the following:

- a general purpose I/O
- a TMR1 clock input
- a crystal/resonator connection
- · a clock input



# FIGURE 4-6: BLOCK DIAGRAM OF GP5

TABLE 4-1: SUMMARY OF REGISTERS ASSOCIATED V
--

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOD	Value on all other Resets
05h	GPIO		—	GP5	GP4	GP3	GP2	GP1	GP0	xx xx00	uu uu00
0Bh/8Bh	INTCON	GIE	PEIE	T0IE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 0000
19h	CMCON0	_	COUT	_	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
81h	OPTION_REG	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISIO	—	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
95h	WPU	_	_	WPU5	WPU4	_	WPU2	WPU1	WPU0	11 -111	11 -111
96h	IOC	—	—	IOC5	IOC4	IOC3	IOC2	IOC1	IOC0	00 0000	00 0000
9Fh	ANSEL	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 1111	-000 1111

**Legend:** x = unknown, u = unchanged, — = unimplemented locations read as '0'. Shaded cells are not used by GPIO.

# 5.0 TIMER0 MODULE

The Timer0 module timer/counter has the following features:

- 8-bit timer/counter
- Readable and writable
- 8-bit software programmable prescaler
- Internal or external clock select
- Interrupt on overflow from FFh to 00h
- Edge select for external clock

Figure 5-1 is a block diagram of the Timer0 module and the prescaler shared with the WDT.

Note:	Additional information on the Timer0
	module is available in the "PICmicro®
	Mid-Range MCU Family Reference
	Manual" (DS33023).

# 5.1 Timer0 Operation


Timer mode is selected by clearing the T0CS bit (OPTION\_REG<5>). In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting the T0CS bit (OPTION\_REG<5>). In this mode, the Timer0 module will increment either on every rising or falling edge of pin GP2/T0CKI. The incrementing edge is determined by the source edge (T0SE) control bit (OPTION\_REG<4>). Clearing the T0SE bit selects the rising edge.

Note:	Counter mode has specific external clock requirements. Additional information on						
	these requirements is available in the						
	"PICmicro <sup>®</sup> Mid-Range MCU Family						
	Reference Manual (DS33023).						

# 5.2 Timer0 Interrupt

A Timer0 interrupt is generated when the TMR0 register timer/counter overflows from FFh to 00h. This overflow sets the T0IF bit (INTCON<2>). The interrupt can be masked by clearing the T0IE bit (INTCON<5>). The T0IF bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The Timer0 interrupt cannot wake the processor from Sleep since the timer is shut off during Sleep.



# © 2004 Microchip Technology Inc.

# 5.3 Using Timer0 with an External Clock

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI, with the internal phase clocks, is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks. Therefore, it is necessary for T0CKI to be high for at least 2 Tosc (and a small RC delay of 20 ns) and low for at least 2 Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

Note:	The ANSEL (9Fh) and CMCON0 (19h)
	registers must be initialized to configure
	an analog channel as a digital input. Pins
	configured as analog inputs will read '0'.

# 5.4 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer. For simplicity, this counter will be referred to as "prescaler" throughout this data sheet. The prescaler assignment is controlled in software by the control bit PSA (OPTION\_REG<3>). Clearing the PSA bit will assign the prescaler to Timer0. Prescale values are selectable via the PS<2:0> bits (OPTION\_REG<2:0>).

The prescaler is not readable or writable. When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g., CLRF 1, MOVWF 1, BSF 1, x...etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the Watchdog Timer.

# 5.4.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control (i.e., it can be changed "on the fly" during program execution). To avoid an unintended device Reset, the following instruction sequence (Example 5-1 and Example 5-2) must be executed when changing the prescaler assignment from Timer0 to WDT.

EXAMPLE 5-1:	CHANGING PRESCALER
	(TIMER0 $\rightarrow$ WDT)

BCF CLRWDT	STATUS, RPO	;Bank 0 ;Clear WDT
CLRF	TMR0	;Clear TMR0 and
		; prescaler
BSF	STATUS, RPO	;Bank 1
MOVLW	b'00101111'	Required if desired;
MOVWF	OPTION_REG	; PS2:PS0 is
CLRWDT		; 000 or 001
		;
MOVLW	b'00101xxx'	;Set postscaler to
MOVWF	OPTION_REG	; desired WDT rate
BCF	STATUS, RPO	;Bank 0
1		

To change prescaler from the WDT to the TMR0 module, use the sequence shown in Example 5-2. This precaution must be taken even if the WDT is disabled.

EXAMPLE 5-2:	CHANGING PRESCALER
	(WDT $\rightarrow$ TIMER0)

	· · ·	
CLRWDT		;Clear WDT and
BSF	STATUS, RPO	; prescaler ;Bank 1
MOVLW	b'xxxx0xxx'	;Select TMR0, ; prescale, and ; clock source
MOVWF BCF	OPTION_REG STATUS,RP0	; ;Bank O

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other Resets
01h	TMR0	Timer0 N	lodule Re	gister						XXXX XXXX	uuuu uuuu
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000 0000	0000 0000
81h	OPTION_REG	GPPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISIO	_	—	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111

# TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Legend: — = Unimplemented locations, read as '0', u = unchanged, x = unknown. Shaded cells are not used by the Timer0 module.

# 6.0 TIMER1 MODULE WITH GATE CONTROL


The PIC12F683 has a 16-bit timer. Figure 6-1 shows the basic block diagram of the Timer1 module. Timer1 has the following features:

- 16-bit timer/counter (TMR1H:TMR1L)
- Readable and writable
- Internal or external clock selection
- Synchronous or asynchronous operation
- Interrupt on overflow from FFFFh to 0000h
- Wake-up upon overflow (Asynchronous mode)
- Optional external enable input
  - Selectable gate source: T1G or COUT (T1GSS)
  - Selectable gate polarity (T1GINV)
- · Optional LP oscillator

The Timer1 Control register (T1CON), shown in Register 6-1, is used to enable/disable Timer1 and select the various features of the Timer1 module.

Note:	Additional information on timer modules is						
	available in the PICmicro® Mid-Range						
	MCU Family Reference Manual						
	(DS33023).						

# FIGURE 6-1: TIMER1 ON THE PIC12F683 BLOCK DIAGRAM



© 2004 Microchip Technology Inc.

# 6.1 Timer1 Modes of Operation

Timer1 can operate in one of three modes:

- 16-bit timer with prescaler
- 16-bit synchronous counter
- 16-bit asynchronous counter

In Timer mode, Timer1 is incremented on every instruction cycle. In Counter mode, Timer1 is incremented on the rising edge of the external clock input T1CKI. In addition, the Counter mode clock can be synchronized to the microcontroller system clock or run asynchronously.

In Counter and Timer modules, the counter/timer clock can be gated by the Timer 1 gate, which can be selected as either the T1G pin or the comparator output.

If an external clock oscillator is needed (and the microcontroller is using the INTOSC w/o CLKOUT), Timer1 can use the LP oscillator as a clock source.

Note:	In Counter mode, a falling edge must be
	registered by the counter prior to the first
	incrementing rising edge.

# 6.2 Timer1 Interrupt

The Timer1 register pair (TMR1H:TMR1L) increments to FFFFh and rolls over to 0000h. When Timer1 rolls over, the Timer1 interrupt flag bit (PIR1<0>) is set. To enable the interrupt on rollover, you must set these bits:

- Timer1 interrupt enable bit (PIE1<0>)
- PEIE bit (INTCON<6>)
- GIE bit (INTCON<7>).

The interrupt is cleared by clearing the TMR1IF bit in the Interrupt Service Routine.

Note: The TMR1H:TTMR1L register pair and the TMR1IF bit should be cleared before enabling interrupts.

# 6.3 Timer1 Prescaler


Timer1 has four prescaler options allowing 1, 2, 4 or 8 divisions of the clock input. The T1CKPS bits (T1CON<5:4>) control the prescale counter. The prescale counter is not directly readable or writable; however, the prescaler counter is cleared upon a write to TMR1H or TMR1L.

# 6.4 Timer1 Gate

Timer1 gate source is software configurable to be the T1G pin or the output of the comparator. This allows the device to directly time external events using T1G or analog events using the comparator. See CMCON1 (Register 8-2) for selecting the Timer1 gate source. This feature can simplify the software for a Delta-Sigma A/D converter and many other applications. For more information on Delta-Sigma A/D Converters, see the Microchip web site (www.microchip.com).

Note:	TMR1GE bit (T1CON<6>) must be set to
	use either T1G or COUT as the Timer1
	gate source. See Register 8-2 for more
	information on selecting the Timer1 gate
	source.

Timer1 gate can be inverted by using the T1GINV bit (T1CON<7>), whether it originates from the T1G pin or the comparator output. This configures Timer1 to measure either the active-high or active-low time between events.



# FIGURE 6-2: TIMER1 INCREMENTING EDGE

# PIC12F683

REGISTER 6-1:	T1CON – 1	IMER1 C	ONTROL	REGISTER	R (ADDRES	S: 10h)		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N
	bit 7							bit 0
bit 7	T1GINV: Ti	mer1 Gate	Invert bit <sup>(1)</sup>					
	1 = Timer1	gate is inve	erted					
	0 = Timer1							
bit 6	TMR1GE:	Timer1 Gat	e Enable bit	t(2)				
	If TMR1ON							
	This bit is ig	-						
	<u>If TMR1ON</u> 1 = Timer1		er1 gate is	not active				
	0 = Timer1		<b>g</b>					
bit 5-4	T1CKPS<1	:0>: Timer	1 Input Cloc	k Prescale S	Select bits			
	11 <b>= 1:8 Pr</b>							
	10 = 1:4 Pr							
	01 = 1:2 Pr 00 = 1:1 Pr							
bit 3	T10SCEN:	LP Oscilla	tor Enable (	Control bit				
	If INTOSC	without CLI	KOUT oscill	ator is active	<u>):</u>			
	1 = LP osci		abled for Tir	mer1 clock				
	0 = LP osci	llator is off						
	<u>Else:</u> This bit is ig	nored						
bit 2		-	rnal Clock I	nput Synchr	onization Co	ntrol bit		
	TMR1CS =							
	1 = Do not	synchroniz		-				
	0 = Synchro		nal clock inp	out				
	<u>TMR1CS =</u> This bit is in		ner1 uses th	e internal cl	nck			
bit 1	TMR1CS: 1	•			00K.			
				on the risir	na edae)			
	0 = Internal			,	0 0 /			
bit 0	TMR10N:	Timer1 On	bit					
	1 = Enables 0 = Stops T							
	-		it inverts the	Timer1 gate	e logic, regar	dless of sou	irce	
				-	her T1G pin c			the T1GSS
				a Timer1 ga				
	Legend:							
	R = Readal	ble bit	W = V	Vritable bit	U = Unim	plemented	bit, read as	'0'
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit is	-	x = Bit is u	
	-							

# 6.5 Timer1 Operation in Asynchronous Counter Mode

If control bit T1SYNC (T1CON<2>) is set, the external clock input is not synchronized. The timer continues to increment asynchronous to the internal phase clocks. The timer will continue to run during Sleep and can generate an interrupt on overflow, which will wake-up the processor. However, special precautions in software are needed to read/write the timer (see Section 6.5.1 "Reading and Writing Timer1 in Asynchronous Counter Mode").

Note: The ANSEL (9Fh) and CMCON0 (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

# 6.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE

Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware). However, the user should keep in mind that reading the 16-bit timer in two 8-bit values itself, poses certain problems, since the timer may overflow between the reads.

For writes, it is recommended that the user simply stop the timer and write the desired values. A write contention may occur by writing to the timer registers, while the register is incrementing. This may produce an unpredictable value in the timer register.

Reading the 16-bit value requires some care. Examples in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual* (DS33023) show how to read and write Timer1 when it is running in Asynchronous mode.

# 6.6 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins OSC1 (input) and OSC2 (amplifier output). It is enabled by setting control bit, T1OSCEN (T1CON<3>). The oscillator is a low-power oscillator rated up to 32 kHz. It will continue to run during Sleep. It is primarily intended for a 32 kHz crystal. Table 3-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is shared with the system LP oscillator. Thus, Timer1 can use this mode only when the primary system clock is derived from the internal oscillator. As with the system LP oscillator, the user must provide a software time delay to ensure proper oscillator start-up.

TRISIO5 and TRISIO4 bits are set when the Timer1 oscillator is enabled. GP5 and GP4 read as '0' and TRISIO5 and TRISIO4 bits read as '1'.

Note:	The oscillator requires a start-up and						
	stabilization time before use. Thus,						
	T1OSCEN should be set and a suitable						
	delay observed prior to enabling Timer1.						

# 6.7 Timer1 Operation During Sleep

Timer1 can only operate during Sleep when setup in Asynchronous Counter mode. In this mode, an external crystal or clock source can be used to increment the counter. To set up the timer to wake the device:

- Timer1 must be on (T1CON<0>)
- TMR1IE bit (PIE1<0>) must be set
- PEIE bit (INTCON<6>) must be set

The device will wake-up on an overflow. If the GIE bit (INTCON<7>) is set, the device will wake-up and jump to the Interrupt Service Routine (0004h) on an overflow. If the GIE bit is clear, execution will continue with the next instruction.

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,			e on other sets
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000	0000	0000	0000
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	000-	0000
0Eh	TMR1L	Holding F	Register for	r the Least S	Significant E	Byte of the 1	6-bit TMR	1 Register		xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding F	Register for	r the Most S	Significant B	yte of the 1	6-bit TMR1	l Register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
1Ah	CMCON1	_	_	_	—	_	_	T1GSS	CMSYNC		10		10
8Ch	PIE1	EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE	000-	0000	000-	0000

 TABLE 6-1:
 REGISTERS ASSOCIATED WITH TIMER1

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

# 7.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match with PR2

Timer2 has a control register shown in Register 7-1. TMR2 can be shut off by clearing control bit, TMR2ON (T2CON<2>), to minimize power consumption. Figure 7-1 is a simplified block diagram of the Timer2 module. The prescaler and postscaler selection of Timer2 are controlled by this register.

# 7.1 Timer2 Operation

Timer2 can be used as the PWM time base for the PWM mode of the CCP module. The TMR2 register is readable and writable and is cleared on any device Reset. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits, T2CKPS<1:0> (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit, TMR2IF (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- A write to the TMR2 register
- · A write to the T2CON register
- Any device Reset (Power-on Reset, MCLR Reset, Watchdog Timer Reset or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

# REGISTER 7-1: T2CON – TIMER2 CONTROL REGISTER (ADDRESS: 12h)

					· · · · · · · · · · · · · · · · · · ·	····,				
	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0		
	bit 7							bit 0		
bit 7	Unimplemented: Read as '0'									
bit 6-3	TOUTPS	<3:0>: Timer	2 Output Po	stscale Selec	t bits					
		:1 postscale								
	0001 = 1	:2 postscale								
	•									
	•									
	1111 <b>= 1</b>	:16 postscale	e							
bit 2	TMR2ON	l: Timer2 On	bit							
	1 = Time									
	0 = Time	r2 is off								
bit 1-0	T2CKPS	<1:0>: Timer	2 Clock Pres	cale Select b	oits					
	00 = Pres									
	01 = Prescaler is 4 1x = Prescaler is 16									
	TY = LIG	50a101 15 10								
	Legend:									
	Legena.									

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 7.2 Timer2 Interrupt

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon Reset.






TABLE 7-1:	<b>REGISTERS ASSOCIATED WITH TIMER2</b>

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR,		all o	e on other sets
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000	0000	0000	0000
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	000-	0000
11h	TMR2	Holding	Register fo	r the 8-bit T	MR2 Regis	ter				0000	0000	0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
8Ch	PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000-	0000	000-	0000
92h	PR2	2 Timer2 Module Period Register								1111	1111	1111	1111

Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the Timer2 module.

# 8.0 COMPARATOR MODULE

The comparator module contains one analog comparator. The inputs to the comparator are multiplexed with I/O port pins, GP0 and GP1, while the outputs are multiplexed to GP2. An on-chip Comparator Voltage Reference (CVREF) can also be applied to the inputs of the comparator.

- n = Value at POR

The CMCON0 register (Register 8-1) controls the comparator input and output multiplexers. A block diagram of the various comparator configurations is shown in Figure 8-3.

# **REGISTER 8-1:** CMCON0 – COMPARATOR CONTROL REGISTER 0 (ADDRESS: 19h)

N 0-1.					LOIDIEN		00. 1311)					
	U-0	R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	COUT	_	CINV	CIS	CM2	CM1	CM0				
	bit 7							bit 0				
bit 7	Unimplem	ented: Rea	<b>d as</b> '0'									
bit 6	COUT: Cor	nparator Ou	ıtput bit									
	<u>When <math>CINV = 0</math></u> :											
	1 = VIN+ >											
	0 = VIN+ <											
	When CIN											
	1 = VIN+ < 0 = VIN+ >											
h:4 C												
bit 5	-	ented: Rea										
bit 4		•	put Inversior	n bit								
	1 = Output		J									
		not inverted										
bit 3	•	arator Input										
		<u>:2:0&gt; = 110</u>										
		nnects to C nnects to C										
1.11.0												
bit 2		Comparator										
	Figure 8-3	shows the (	Comparator r	nodes and (	CM<2:0> bit	settings.						
	Legend:											
	R = Reada	ble bit	W = W	ritable bit	U = Unim	nplemented	bit, read as '(	)'				

© 2004 Microchip Technology Inc.	
----------------------------------	--

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

# 8.1 Comparator Operation

A single comparator is shown in Figure 8-1 along with the relationship between the analog input levels and the digital output. When the analog input at VIN+ is less than the analog input VIN-, the output of the comparator is a digital low level. When the analog input at VIN+ is greater than the analog input VIN-, the output of the comparator is a digital high level. The shaded areas of the output of the comparator in Figure 8-1 represent the uncertainty due to input offsets and response time.

Note:	To use CIN+ and CIN- pins as analog
	inputs, the appropriate bits must be
	programmed in the CMCON0 (19h)
	register.


The polarity of the comparator output can be inverted by setting the CINV bit (CMCON0<4>). Clearing CINV results in a non-inverted output. A complete table showing the output state versus input conditions and the polarity bit is shown in Table 8-1.

TABLE 8-1: OUTPUT STATE VS. INPUT CONDITIONS

Input Conditions	CINV	COUT
VIN- > VIN+	0	0
VIN- < VIN+	0	1
VIN- > VIN+	1	1
VIN- < VIN+	1	0

## FIGURE 8-1:


### SINGLE COMPARATOR



# 8.2 Analog Input Connection Considerations

A simplified circuit for an analog input is shown in Figure 8-2. Since the analog pins are connected to a digital output, they have reverse biased diodes to VDD and Vss. The analog input, therefore, must be between Vss and VDD. If the input voltage deviates from this range by more than 0.6V in either direction, one of the diodes is forward biased and a latch-up may occur. A maximum source impedance of 10 k $\Omega$  is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have very little leakage current.

- Note 1: When reading the GPIO register, all pins configured as analog inputs will read as a '0'. Pins configured as digital inputs will convert as analog inputs according to the input specification.
  - 2: Analog levels on any pin defined as a digital input may cause the input buffer to consume more current than is specified.



# 8.3 Comparator Configuration

There are eight modes of operation for the comparator. The CMCON0 register is used to select these modes. Figure 8-3 shows the eight possible modes.


If the Comparator mode is changed, the comparator output level may not be valid for the specified mode change delay shown in **Section 15.0** "**Electrical Specifications**".

# **Note:** Comparator interrupts should be disabled during a Comparator mode change. Otherwise, a false interrupt may occur.

#### Comparator Reset (POR Default Value - Low Power) Comparator Off (Lowest Power) CM < 2:0 > = 000CM < 2:0 > = 111GP1/CIN-GP1/CIN-Off (Read as '0') Off (Read as '0') GP0/CIN+ Α GP0/CIN+ GP2/COUT D GP2/COUT Comparator w/o Output and with Internal Reference Comparator without Output CM<2:0> = 010 CM<2:0> = 100 GP1/CIN-GP1/CIN-Α Α COUT COUT GP0/CIN+ GP0/CIN+ D GP2/COUT D GP2/COUT D From CVREF Module Comparator with Output and Internal Reference Multiplexed Input with Internal Reference and Output CM<2:0> = 011 CM < 2:0 > = 101GP1/CIN-GP1/CIN-А CIS = 0COUT GP0/CIN+ GP0/CIN+ D CIS = 1COUT GP2/COUT D GP2/COUT D - From CVREF Module - From CVREF Module Comparator with Output Multiplexed Input with Internal Reference CM<2:0> = 001 CM < 2:0 > = 110GP1/CIN-GP1/CIN-А CIS = 0COUT GP0/CIN+ GP0/CIN+ Α CIS = 1COUT GP2/COUT D GP2/COUT D From CVREF Module Legend: A = Analog Input, ports always read '0' CIS = Comparator Input Switch (CMCON0<3>) D = Digital Input

# FIGURE 8-3: COMPARATOR I/O OPERATING MODES





# REGISTER 8-2: CMCON1 – COMPARATOR CONTROL REGISTER 1 (ADDRESS: 1Ah)

	U-0	U-0	U-0 U-0		U-0 U-0		R/W-1	R/W-0						
	_	_	_	—	—	_	T1GSS	CMSYNC						
	bit 7							bit 0						
7-2:	Unimplem	ented: Read	<b>l as</b> '0'											
1	T1GSS: Tir	<b>1GSS:</b> Timer1 Gate Source Select bit												
		<ul> <li>1 = Timer1 gate source is T1G pin (GP4 must be configured as digital input)</li> <li>0 = Timer1 gate source is comparator output</li> </ul>												
0	CMSYNC:	Comparator	Synchroniz	e bit										
		<ul> <li>CMSYNC: Comparator Synchronize bit</li> <li>1 = COUT output synchronized with falling edge of Timer1 clock</li> <li>0 = COUT output not synchronized with Timer1 clock</li> </ul>												
	Legend:													
	R = Reada	ble bit	W = W	ritable bit	U = Unim	plemented l	bit, read as	'0'						
	- n = Value	at POR	'1' = Bi	it is set	'0' = Bit is	s cleared	x = Bit is u	Inknown						

bit bit

bit

# 8.4 Comparator Output

The comparator output is read through the CMCON0 register. This bit is read-only. The comparator output may also be directly output to the GP2 pin. When enabled, multiplexors in the output path of the GP2 pin will switch and the output will be the unsynchronized output of the comparator. The uncertainty of the comparator is related to the input offset voltage and the response time given in the specifications. Figure 8-4 shows the output block diagram for the comparator.

The TRISIO bit will still function as an output enable/ disable for the GP2 pin while in this mode.

The polarity of the comparator outputs can be changed using the CINV bit (CMCON0<4>).

Timer1 gate source can be configured to use the T1G pin or the comparator output as selected by the T1GSS bit (CMCON1<1>). This feature can be used to time the duration or interval of analog events. The output of the comparator can also be synchronized with Timer1 by setting the CMSYNC bit (CMCON1<0>). When enabled, the output of the comparator is latched on the falling edge of the Timer1 clock source. If a prescaler is used with Timer1, the comparator is latched after the prescaler. To prevent a race condition, the comparator output is latched on the falling edge of the Timer1 clock source and Timer1 increments on the rising edge of its clock source. See Figure 8-4, Comparator Output Block Diagram and Figure 6-1, Timer1 on the PIC12F683 Block Diagram for more information.

It is recommended to synchronize the comparator with Timer1 by setting the CMSYNC bit when the comparator is used as the Timer1 gate source. This ensures Timer1 does not miss an increment if the comparator changes during an increment.

# 8.5 Comparator Interrupt

The comparator interrupt flag is set whenever there is a change in the output value of the comparator. Software will need to maintain information about the status of the output bit, as read from CMCON0<6>, to determine the actual change that has occurred. The CMIF bit (PIR1<3>) is the Comparator Interrupt Flag. This bit must be reset in software by clearing it to '0'. Since it is also possible to write a '1' to this register, a simulated interrupt may be initiated.

The CMIE bit (PIE1<3>) and the PEIE bit (INTCON<6>) must be set to enable the interrupts. In addition, the GIE bit must also be set. If any of these bits are cleared, the interrupt is not enabled, though the CMIF bit will still be set if an interrupt condition occurs.

The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of CMCON0. This will end the mismatch condition.
- b) Clear flag bit CMIF.

A mismatch condition will continue to set flag bit CMIF. Reading CMCON0 will end the mismatch condition and allow flag bit CMIF to be cleared.

Note: If a change in the CMCON0 register (COUT) should occur when a read operation is being executed (start of the Q2 cycle), then the CMIF (PIR1<3>) interrupt flag may not get set.

#### 8.6 **Comparator Reference**

The comparator module also allows the selection of an internally generated voltage reference for one of the comparator inputs. The VRCON register, Register 8-3, controls the voltage reference module shown in Figure 8-5.

#### 8.6.1 CONFIGURING THE VOLTAGE REFERENCE

The voltage reference can output 32 distinct voltage levels, 16 in a high range and 16 in a low range.

The following equation determines the output voltages:


# **EQUATION 8-1:**

VRR = 1 (Low Range):  $CVREF = (VR3: VR0/24) \times VDD$ VRR = 0 (High Range):  $CVREF = (VDD/4) + (VR3:VR0 \times VDD/32)$ 

#### 8.6.2 VOLTAGE REFERENCE ACCURACY/ERROR

The full range of VSS to VDD cannot be realized due to the construction of the module. The transistors on the top and bottom of the resistor ladder network (Figure 8-5) keep CVREF from approaching VSS or VDD. The exception is when the module is disabled by clearing the VREN bit (VRCON<7>). When disabled, the reference voltage is Vss when VR<3:0> is '0000' and the VRR (VRCON<5>) bit is set. This allows the comparator to detect a zero-crossing and not consume CVREF module current.

The voltage reference is VDD derived and therefore, the CVREF output changes with fluctuations in VDD. The tested absolute accuracy of the comparator voltage reference can be found in Section 15.0 "Electrical Specifications".



#### FIGURE 8-5: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

# 8.7 Comparator Response Time

Response time is the minimum time, after selecting a new reference voltage or input source, before the comparator output is ensured to have a valid level. If the internal reference is changed, the maximum delay of the internal voltage reference must be considered when using the comparator output. Otherwise, the maximum delay of the comparator should be used (Table 15-8).

# 8.8 Operation During Sleep

The comparator and voltage reference, if enabled before entering Sleep mode, remain active during Sleep. This results in higher Sleep currents than shown in the power-down specifications. The additional current consumed by the comparator and the voltage reference is shown separately in the specifications. To minimize power consumption while in Sleep mode, turn off the comparator, CM<2:0> = 111 and voltage reference, VRCON<7> = 0.

While the comparator is enabled during Sleep, an interrupt will wake-up the device. If the GIE bit (INTCON<7>) is set, the device will jump to the interrupt vector (0004h) and if clear, continues execution with the next instruction. If the device wakes up from Sleep, the contents of the CMCON0, CMCON1 and VRCON registers are not affected.

# 8.9 Effects of a Reset

A device Reset forces the CMCON0, CMCON1 and VRCON registers to their Reset states. This forces the comparator module to be in the Comparator Reset mode, CM<2:0> = 000 and the voltage reference to its off state. Thus, all potential inputs are analog inputs with the comparator and voltage reference disabled to consume the smallest current possible.

# REGISTER 8-3: VRC

# VRCON – VOLTAGE REFERENCE CONTROL REGISTER (ADDRESS: 99h)

						•		,				
	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	VREN	—	VRR	—	VR3	VR2	VR1	VR0				
	bit 7							bit 0				
bit 7	VREN: CVREF Enable bit 1 = CVREF circuit powered on 0 = CVREF circuit powered down, no IDD drain and CVREF = VSS											
bit 6	Unimplemented: Read as '0'											
bit 5	VRR: CVR	EF Range Se	election bit									
	1 = Low ra 0 = High ra	0										
bit 4	Unimplem	ented: Rea	<b>d as</b> '0'									
bit 3-0	VR<3:0>: (	CVREF Value	e Selection (	) ≤ VR <3:0>	<b>→</b> ≤ 15							
		<u>R = 1</u> : CVREF		,								
	When VRR	<u>R = 0</u> : CVREF	= VDD/4 +	(VR<3:0>/32	2) * Vdd							
								]				
	Legend:											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

<b>TABLE 8-2</b> :	<b>REGISTERS ASSOCIATED WITH COMPARATOR MODULE</b>
--------------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other Resets
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
19h	CMCON0		COUT	—	CINV	CIS	CM2	CM1	CM0	-0-0 0000	-0-0 0000
1Ah	CMCON1		_	—	_	_	_	T1GSS	CMSYNC	10	10
85h	TRISIO		_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 1111	11 1111
8Ch	PIE1	EEIE	ADIE	CCPIE	—	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000
99h	VRCON	VREN		VRR	_	VR3	VR2	VR1	VR0	0-0- 0000	0-0- 0000


Legend: x = unknown, u = unchanged, — = unimplemented, read as '0'. Shaded cells are not used by the comparator or comparator voltage reference module.

# 9.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital converter (A/D) allows conversion of an analog input signal to a 10-bit binary representation of that signal. The PIC12F683 has four analog inputs, multiplexed into one sample and hold

FIGURE 9-1: A/D BLOCK DIAGRAM

circuit. The output of the sample and hold is connected to the input of the converter. The converter generates a binary result via successive approximation and stores the result in a 10-bit register. The voltage reference used in the conversion is software selectable to either VDD or a voltage applied by the VREF pin. Figure 9-1 shows the block diagram of the A/D on the PIC12F683.



# 9.1 A/D Configuration and Operation

There are two registers available to control the functionality of the A/D module:

- 1. ADCON0 (Register 9-1)
- 2. ANSEL (Register 9-2)

# 9.1.1 ANALOG PORT PINS

The ANS<3:0> bits (ANSEL<3:0>) and the TRISIO bits control the operation of the A/D port pins. Set the corresponding TRISIO bits to set the pin output driver to its high-impedance state. Likewise, set the corresponding ANSEL bit to disable the digital input buffer.

Note:	Analog voltages on any pin that is defined
	as a digital input may cause the input
	buffer to conduct excess current.

# 9.1.2 CHANNEL SELECTION

There are four analog channels on the PIC12F683, AN0 through AN3. The CHS bits (ADCON0<3:2>) control which channel is connected to the sample and hold circuit.

# 9.1.3 VOLTAGE REFERENCE

There are two options for the voltage reference to the A/D converter: either VDD is used, or an analog voltage applied to VREF is used. The VCFG bit (ADCON0<6>) controls the voltage reference selection. If VCFG is set, then the voltage on the VREF pin is the reference; otherwise, VDD is the reference.

# 9.1.4 CONVERSION CLOCK

The A/D conversion cycle requires 11 TAD. The source of the conversion clock is software selectable via the ADCS bits (ANSEL<6:4>). There are seven possible clock options:

- Fosc/2
- Fosc/4
- Fosc/8
- Fosc/16
- Fosc/32
- Fosc/64
- FRC (dedicated internal oscillator)

For correct conversion, the A/D conversion clock (1/TaD) must be selected to ensure a minimum TaD of 1.6  $\mu$ s. Table 9-1 shows a few TaD calculations for selected frequencies.

# TABLE 9-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock	Source (TAD)	Device Frequency							
Operation	Operation ADCS<2:0>		5 MHz	4 MHz	1.25 MHz				
2 Tosc	000	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.6 μs				
4 Tosc	100	200 ns <sup>(2)</sup>	800 ns <sup>(2)</sup>	1.0 μs <b>(2)</b>	3.2 μs				
8 Tosc	001	400 ns <sup>(2)</sup>	1.6 μs	2.0 μs	6.4 μs				
16 Tosc	101	800 ns <sup>(2)</sup>	3.2 μs	4.0 μs	12.8 μs <sup>(3)</sup>				
32 Tosc	010	1.6 μs	6.4 μs	8.0 μs <sup>(3)</sup>	25.6 μs <sup>(3)</sup>				
64 Tosc	110	3.2 μs	12.8 μs <sup>(3)</sup>	16.0 μs <sup>(3)</sup>	51.2 μs <sup>(3)</sup>				
A/D RC	x11	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>	2-6 μs <sup>(1,4)</sup>				

Legend: Shaded cells are outside of recommended range.

**Note 1:** The A/D RC source has a typical TAD time of 4  $\mu$ s for VDD > 3.0V.

2: These values violate the minimum required TAD time.

**3:** For faster conversion times, the selection of another clock source is recommended.

4: When the device frequency is greater than 1 MHz, the A/D RC clock source is only recommended if the conversion will be performed during Sleep.

# 9.1.5 STARTING A CONVERSION


The A/D conversion is initiated by setting the GO/DONE bit (ADCON0<1>). When the conversion is complete, the A/D module:

- Clears the GO/DONE bit
- Sets the ADIF flag (PIR1<6>)
- Generates an interrupt (if enabled)

If the conversion must be aborted, the GO/DONE bit can be cleared in software. The ADRESH:ADRESL registers will not be updated with the partially complete A/D conversion sample. Instead, the ADRESH:ADRESL registers will retain the value of the previous conversion. After an aborted conversion, a 2 TAD delay is required before another acquisition can be initiated. Following the delay, an input acquisition is automatically started on the selected channel.

**Note:** The GO/DONE bit should not be set in the same instruction that turns on the A/D.


# FIGURE 9-2: A/D CONVERSION TAD CYCLES



# 9.1.6 CONVERSION OUTPUT

The A/D conversion can be supplied in two formats: left or right shifted. The ADFM bit (ADCON0<7>) controls the output format. Figure 9-3 shows the output formats.

# FIGURE 9-3: 10-BIT A/D RESULT FORMAT



# **PIC12F683**

IER 9-1:	ADCONU		I ROL RE	GISTER (#	DDRE33	(irn)		
	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ADFM	VCFG	_	—	CHS1	CHS0	GO/DONE	ADON
	bit 7							bit 0
bit 7	<b>ADFM:</b> A/E 1 = Right ju 0 = Left jus		med Select	bit				
bit 6	-	tage Refere	nce bit					
bit 5-4	Unimplem	ented: Read	<b>d as</b> '0'					
bit 3-2	00 = Chan 01 = Chan 10 = Chan	: Analog Cha nel 00 (AN0) nel 01 (AN1) nel 02 (AN2) nel 03 (AN3)	) ) )	t dits				
bit 1	1 = A/D co This b	it is automat	cle in progr ically cleare	ess. Setting	are when the		onversion cycle ersion has cor	
bit 0	1 = A/D co	D Conversion nverter mod nverter is sh	ule is opera		operating c	current		
	Legend:							
	R = Reada	ble bit	VV = V	Vritable bit	U = Unir	nplemented	d bit, read as '	0'
	- n = Value	at POR	'1' = E	Bit is set	'0' = Bit	is cleared	x = Bit is ur	nknown

# REGISTER 9-1: ADCON0 – A/D CONTROL REGISTER (ADDRESS: 1Fh)

<b>REGISTER 9-2:</b>	ANSEL -		SELECT F	REGISTER	(ADDRESS:	9Fh)				
	U-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-1	R/W-1		
		ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0		
	bit 7							bit 0		
bit 7	Unimplem	ented: Rea	<b>d as</b> '0'							
bit 6-4	ADCS<2:0	>: A/D Con	version Clo	ck Select bits	5					
	000 = Fos	c/2								
	001 = FOSC/8									
	010 = FOS		ad frame a d	المطلم مقم ما المقا						
	$x_{11} = FRC$ 100 = FOS		red from a c	lealcated inte	ernal oscillator	= 500 KHZ	max)			
	100 = FOS 101 = FOS									
	110 = Fos	c/64								
bit 3-0	ANS<3:0>: Analog Select bits									
	Analog select between analog or digital function on pins ANS<3:0>, respectively.									
				as analog in						
	0 = Digital	I/O. Pin is a	ssigned to	port or specia	al function.					
	Note 1: Setting a pin to an analog input automatically disables the digital input circuitry, weak pull-ups and interrupt-on-change if available. The corresponding TRISIO bit must be set to input mode in order to allow external control of the voltage on the pin.									
	Legend:									

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 9.1.7 CONFIGURING THE A/D

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRISIO bits selected as inputs.

To determine sample time, see **Section 15.0 "Electrical Specifications"**. After this sample time has elapsed, the A/D conversion can be started.

These steps should be followed for an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog/digital I/O (ANSEL)
  - Configure voltage reference (ADCON0)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ANSEL)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit (PIR1<6>)
  - Set ADIE bit (PIE1<6>)
  - Set PEIE and GIE bits (INTCON<7:6>)
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0<1>)
- 5. Wait for A/D conversion to complete, by either:
  - Polling for the GO/DONE bit to be cleared (with interrupts disabled); OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

# EXAMPLE 9-1: A/D CONVERSION

```
;This code block configures the A/D ;for polling, Vdd reference, R/C clock ;and GPO input. ;
```

;Conversion start & wait for complete ;polling code included.

i		
BSF	STATUS, RPO	;Bank 1
MOVLW	B'01110001'	;A/D RC clock
MOVWF	ANSEL	;Set GP0 to analog
BSF	TRISIO,0	;Set GP0 to input
BCF	STATUS, RPO	;Bank 0
MOVLW	B'10000001'	;Right, Vdd Vref, AN0
MOVWF	ADCON0	
CALL	SampleTime	;Wait min sample time
BSF	ADCON0,GO	;Start conversion
BTFSC	ADCON0,GO	;Is conversion done?
GOTO	\$-1	;No, test again
MOVF	ADRESH,W	;Read upper 2 bits
MOVWF	RESULTHI	
BSF	STATUS, RPO	;Bank 1
MOVF	ADRESL,W	;Read lower 8 bits
MOVWF	RESULTLO	

# 9.2 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The Analog Input model is shown in Figure 9-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 9-4. The maximum recommended impedance for analog sources is 10 k $\Omega$ .

As the impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 9-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

To calculate the minimum acquisition time, TACQ, see the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).


# EQUATION 9-1: ACQUISITION TIME

TACQ = Amplifier Settling Time + Hold Capacitor Charging Time + Temperature Coefficient= TAMP + TC = TCOFF = 2 \mus + TC + [(Temperature - 25°C)(0.05 \mus/°C)] TC = CHOLD (RIC + RSS + RS) In(1/2047)= -120 pF (1 \k\Omega + 7 \k\Omega + 10 \k\Omega) In(0.0004885) = 16.47 \mus  $TACQ = 2 \mus + 16.47 \mus + [(50°C - 25°C)(0.05 \mus/°C)]$ = 19.72 \mus

**Note 1:** The reference voltage (VREF) has no effect on the equation, since it cancels itself out.

- 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
- **3:** The maximum recommended impedance for analog sources is  $10 \text{ k}\Omega$ . This is required to meet the pin leakage specification.






# 9.3 A/D Operation During Sleep

The A/D converter module can operate during Sleep. This requires the A/D clock source to be set to the internal oscillator. When the RC clock source is selected, the A/D waits one instruction before starting the conversion. This allows the SLEEP instruction to be executed, thus eliminating much of the switching noise from the conversion. When the conversion is complete, the GO/DONE bit is cleared and the result is loaded into the ADRESH:ADRESL registers. If the A/D interrupt is enabled, the device awakens from Sleep. If the GIE bit (INTCON<7>) is set, the program counter is set to the interrupt vector (0004h); if GIE is clear, the next instruction is executed. If the A/D interrupt is not enabled, the A/D module is turned off, although the ADON bit remains set.

When the A/D clock source is something other than RC, a SLEEP instruction causes the present conversion to be aborted and the A/D module is turned off. The ADON bit remains set.





# 9.4 Effects of Reset

A device Reset forces all registers to their Reset state. Thus, the A/D module is turned off and any pending conversion is aborted. The ADRESH:ADRESL registers are unchanged.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOI	all other
GPIO			GP5	GP4	GP3	GP2	GP1	GP0	xx xxx	xuu uuuu
NTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 000	0 0000 0000
PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000- 000	0 000- 0000
ADRESH	Most Sign	ificant 8 bi	ts of the left	shifted A/D	result or 2	bits of the ri	ght shifted re	sult	XXXX XXX	x uuuu uuuu
ADCON0	ADFM	VCFG	_	_	CHS1	CHS0	GO/DONE	ADON	00 000	0 00 0000
rrisio	_	_	TRISIO5	TRISIO4	TRISIO3	TRISIO2	TRISIO1	TRISIO0	11 111	111 1111
PIE1	EEIE	ADIE	CCPIE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 000	0 000- 0000
ADRESL Least Significant 2 bits of the left shifted A/D result or 8 bits of the right shifted result									xxxx xxx	x uuuu uuuu
ANSEL	—	ADCS2	ADCS1	ADCS0	ANS3	ANS2	ANS1	ANS0	-000 111	1 -000 1111
	ITCON IR1 DRESH DCON0 RISIO IE1 DRESL NSEL	ITCON GIE IR1 EEIF DRESH Most Sign DCON0 ADFM RISIO — IE1 EEIE DRESL Least Sigr NSEL —	ITCON GIE PEIE IR1 EEIF ADIF DRESH Most Significant 8 bi DCON0 ADFM VCFG RISIO — — IE1 EEIE ADIE DRESL Least Significant 2 b NSEL — ADCS2	ITCON     GIE     PEIE     TOIE       IR1     EEIF     ADIF     CCP1IF       DRESH     Most Significant 8 bits of the left       DCON0     ADFM     VCFG     —       RISIO     —     —     TRISIO5       IE1     EEIE     ADIE     CCPIE       DRESL     Least Significant 2 bits of the left       NSEL     —     ADCS2     ADCS1	ITCON       GIE       PEIE       TOIE       INTE         IR1       EEIF       ADIF       CCP1IF       —         DRESH       Most Significant 8 bits of the left shifted A/D         DCON0       ADFM       VCFG       —       —         RISIO       —       —       TRISIO5       TRISIO4         IE1       EEIE       ADIE       CCPIE       —         DRESL       Least Significant 2 bits of the left shifted A/D       NSEL       —       ADCS2       ADCS1       ADCS0	ITCON       GIE       PEIE       TOIE       INTE       GPIE         IR1       EEIF       ADIF       CCP1IF       —       CMIF         DRESH       Most Significant 8 bits of the left shifted A/D result or 2       DCON0       ADFM       VCFG       —       —       CHS1         RISIO       —       —       TRISIO5       TRISIO4       TRISIO3         IE1       EEIE       ADIE       CCPIE       —       CMIE         DRESL       Least Significant 2 bits of the left shifted A/D result or 8       NSEL       —       ADCS2       ADCS1       ADCS0       ANS3	ITCONGIEPEIETOIEINTEGPIETOIFIR1EEIFADIFCCP1IF—CMIFOSFIFDRESHMost Significant 8 bits of the left shifted A/D result or 2 bits of the riDCON0ADFMVCFG——CHS1CHS0RISIO——TRISIO5TRISIO4TRISIO3TRISIO2IE1EEIEADIECCPIE—CMIEOSFIEDRESLLeast Significant 2 bits of the left shifted A/D result or 8 bits of the riNSEL—ADCS2	ITCON       GIE       PEIE       TOIE       INTE       GPIE       TOIF       INTF         IR1       EEIF       ADIF       CCP1IF       —       CMIF       OSFIF       TMR2IF         DRESH       Most Significant 8 bits of the left shifted A/D result or 2 bits of the right shifted re-       DCON0       ADFM       VCFG       —       —       CHS1       CHS0       GO/DONE         RISIO       —       —       TRISIO5       TRISIO4       TRISIO3       TRISIO2       TRISIO1         IE1       EEIE       ADIE       CCPIE       —       CMIE       OSFIE       TMR2IE         DRESL       Least Significant 2 bits of the left shifted A/D result or 8 bits of the right shifted res	ITCONGIEPEIETOIEINTEGPIETOIFINTFGPIFIR1EEIFADIFCCP1IF—CMIFOSFIFTMR2IFTMR1IFDRESHMost Significant 8 bits of the left shifted A/D result or 2 bits of the right shifted resultCON0ADFMVCFG——CHS1CHS0GO/DONEADONRISIO——TRISIO5TRISIO4TRISIO3TRISIO2TRISIO1TRISIO0IE1EEIEADIECCPIE—CMIEOSFIETMR2IETMR1IEDRESLLeast Significant 2 bits of the left shifted A/D result or 8 bits of the right shifted resultTMR1IENSEL—ADCS2ADCS1ADCS0ANS3ANS2ANS1ANS0	PIO       —       —       GP5       GP4       GP3       GP2       GP1       GP0      xx       xxxx         ITCON       GIE       PEIE       TOIE       INTE       GPIE       TOIF       INTF       GPIF       0000       0000         IR1       EEIF       ADIF       CCP1IF       —       CMIF       OSFIF       TMR2IF       TMR1IF       000-       0000         DRESH       Most Significant 8 bits of the left shifted A/D result or 2 bits of the right shifted result       xxxx       xxxxx       xxxx       xxxx <t< td=""></t<>

TABLE 9-2:SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, — = unimplemented read as '0'. Shaded cells are not used for A/D module.

NOTES:

# 10.0 DATA EEPROM MEMORY

The EEPROM data memory is readable and writable during normal operation (full VDD range). This memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers. There are four SFRs used to read and write this memory:

- EECON1
- EECON2 (not a physically implemented register)
- EEDAT
- EEADR

EEDAT holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. PIC12F683 has 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory allows byte read and write. A byte write automatically erases the location and writes the new data (erase before write). The EEPROM data memory is rated for high erase/write cycles. The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature as well as from chip-to-chip. Please refer to AC Specifications in **Section 15.0 "Electrical Specifications"** for exact limits.

When the data memory is code protected, the CPU may continue to read and write the data EEPROM memory. The device programmer can no longer access the data EEPROM data and will read zeroes.

Additional information on the data EEPROM is available in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

# REGISTER 10-1: EEDAT – EEPROM DATA REGISTER (ADDRESS: 9Ah)

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEDAT7 | EEDAT6 | EEDAT5 | EEDAT4 | EEDAT3 | EEDAT2 | EEDAT1 | EEDAT0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

# bit 7-0 **EEDATn**: Byte Value to Write to or Read From Data EEPROM bits

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# REGISTER 10-2: EEADR – EEPROM ADDRESS REGISTER (ADDRESS: 9Bh)

| R/W-0  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| EEADR7 | EEADR6 | EEADR5 | EEADR4 | EEADR3 | EEADR2 | EEADR1 | EEADR0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

## bit 7-0 EEADR: Specifies One of 256 Locations for EEPROM Read/Write Operation bits

Legend:						
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

# 10.1 EECON1 and EECON2 Registers

EECON1 is the control register with four low-order bits physically implemented. The upper four bits are nonimplemented and read as '0'.

Control bits RD and WR initiate read and write, respectively. These bits cannot be cleared, only set in software. They are cleared in hardware at completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental, premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a  $\overline{\text{MCLR}}$  Reset, or a WDT Time-out Reset during normal operation.

In these situations, following Reset, the user can check the WRERR bit, clear it and rewrite the location. The data and address will be cleared. Therefore, the EEDAT and EEADR registers will need to be re-initialized.

Interrupt flag, EEIF bit (PIR1<7>), is set when write is complete. This bit must be cleared in software.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the data EEPROM write sequence.

Note: The EECON1, EEDAT and EEADR registers should not be modified during a data EEPROM write (WR bit = 1).

# REGISTER 10-3: EECON1 – EEPROM CONTROL REGISTER (ADDRESS: 9Ch)

		-			•		,					
	U-0	U-0	U-0	U-0	R/W-x	R/W-0	R/S-0	R/S-0				
	_			_	WRERR	WREN	WR	RD				
	bit 7							bit 0				
bit 7-4	Unimplemented: Read as '0'											
bit 3	WRERR: EEPROM Error Flag bit											
	<ul> <li>1 = A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during normal operation or BOD detect)</li> <li>0 = The write operation completed</li> </ul>											
bit 2	WREN: EE	PROM Writ	e Enable bit									
	1 = Allows	write cycles	;									
0 = Inhibits write to the data EEPROM												
bit 1	WR: Write	Control bit										
	<ul> <li>1 = Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit can only be set, not cleared, in software.)</li> <li>0 = Write cycle to the data EEPROM is complete</li> </ul>											
bit 0	RD: Read	Control bit										
	<ul> <li>1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set, not cleared, in software.)</li> </ul>											
	0 = Does not initiate an EEPROM read											
	Legend:											
	C - Dit con											

Legena:			
S = Bit can only be set			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 10.2 Reading the EEPROM Data Memory

To read a data memory location, the user must write the address to the EEADR register and then set control bit RD (EECON1<0>), as shown in Example 10-1. The data is available, in the very next cycle, in the EEDAT register. Therefore, it can be read in the next instruction. EEDAT holds this value until another read, or until it is written to by the user (during a write operation).

EXAMPLE 10-1:	DATA EEPROM READ
LAAWFLL IV-I.	

BSF	STATUS, RPO	;Bank 1
MOVLW	CONFIG_ADDR	;
MOVWF	EEADR	;Address to read
BSF	EECON1,RD	;EE Read
MOVF	EEDAT,W	;Move data to W

# 10.3 Writing to the EEPROM Data Memory

To write an EEPROM data location, the user must first write the address to the EEADR register and the data to the EEDAT register. Then the user must follow a specific sequence to initiate the write for each byte, as shown in Example 10-2.

EXAMPLE 10-2: DATA EEPROM WRITE

	BSF	STATUS, RPO	;Bank 1
	BSF	EECON1,WREN	;Enable write
	BCF	INTCON,GIE	;Disable INTs
	MOVLW	55h	;Unlock write
ed	MOVWF	EECON2	;
duir	MOVLW	AAh	;
Åe Ke	MOVWF	EECON2	;
	BSF	EECON1,WR	;Start the write
	BSF	INTCON,GIE	;Enable INTS

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. We strongly recommend that interrupts be disabled during this code segment. A cycle count is executed during the required sequence. Any number that is not equal to the required cycles to execute the required sequence will prevent the data from being written into the EEPROM.

Additionally, the WREN bit in EECON1 must be set to enable write. This mechanism prevents accidental writes to data EEPROM due to errant (unexpected) code execution (i.e., lost programs). The user should keep the WREN bit clear at all times, except when updating EEPROM. The WREN bit is not cleared by hardware. After a write sequence has been initiated, clearing the WREN bit will not affect this write cycle. The WR bit will be inhibited from being set unless the WREN bit is set.

At the completion of the write cycle, the WR bit is cleared in hardware and the EE Write Complete Interrupt Flag bit (EEIF) is set. The user can either enable this interrupt or poll this bit. The EEIF bit (PIR1<7>) must be cleared by software.

# 10.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the data EEPROM should be verified (see Example 10-3) to the desired value to be written.

BSF	STATUS, RPO	;Bank 1
MOVF	EEDAT,W	;EEDAT not changed
		;from previous write
BSF	EECON1,RD	;YES, Read the
		;value written
XORWF	EEDAT,W	
BTFSS	STATUS, Z	;Is data the same
GOTO	WRITE_ERR	;No, handle error
:		;Yes, continue

# 10.4.1 USING THE DATA EEPROM

The data EEPROM is a high-endurance, byte addressable array that has been optimized for the storage of frequently changing information. The maximum endurance for any EEPROM cell is specified as Dxxx. D120 or D120A specify a maximum number of writes to any EEPROM location before a refresh is required of infrequently changing memory locations.

# 10.4.1.1 EEPROM Endurance

A hypothetical data EEPROM is 64 bytes long and has an endurance of 1M writes. It also has a refresh parameter of 10M writes. If every memory location in the cell were written the maximum number of times, the data EEPROM would fail after 64M write cycles. If every memory location, save one, were written the maximum number of times, the data EEPROM would fail after 63M write cycles but the one remaining location could fail after 10M cycles. If proper refreshes occurred, then the lone memory location would have to be refreshed six times for the data to remain correct.

# 10.5 Protection Against Spurious Write

There are conditions when the user may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built in. On power-up, WREN is cleared. Also, the Power-up Timer (64 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during:

- brown-out
- power glitch
- software malfunction

# 10.6 Data EEPROM Operation During Code-Protect

Data memory can be code-protected by programming the CPD bit in the Configuration Word (Register 12-1) to '0'.

When the data memory is code-protected, the CPU is able to read and write data to the data EEPROM. It is recommended to code-protect the program memory when code-protecting data memory. This prevents anyone from programming zeroes over the existing code (which will execute as NOPS) to reach an added routine, programmed in unused program memory, which outputs the contents of data memory. Programming unused locations in program memory to '0' will also help prevent data memory code protection from becoming breached.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD		all other	
0Bh/8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000	0000	0000	0000
0Ch	PIR1	EEIF	ADIF	CCP1IF		CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	000-	0000
8Ch	PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000-	0000	000-	0000
9Ah	EEDAT	EEDAT7	EEDAT6	EEDAT5	EEDAT4	EEDAT3	EEDAT2	EEDAT1	EEDAT0	0000	0000	0000	0000
9Bh	EEADR	EEADR7	EEADR6	EEADR5	EEADR4	EEADR3	EEADR2	EEADR1	EEADR0	0000	0000	0000	0000
9Ch	EECON1	_	_	—		WRERR	WREN	WR	RD		x000		d000
9Dh	EECON2 <sup>(1)</sup>	EEPROM Control Register 2											

# TABLE 10-1: REGISTERS/BITS ASSOCIATED WITH DATA EEPROM

**Legend:** x = unknown, u = unchanged, — = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by data EEPROM module.

**Note 1:** EECON2 is not a physical register.

# 11.0 CAPTURE/COMPARE/PWM (CCP) MODULE

The Capture/Compare/PWM (CCP) module contains a 16-bit register which can operate as a:

- 16-bit Capture register
- 16-bit Compare register
- PWM Master/Slave Duty Cycle register

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP. The special event trigger is generated by a compare match and will clear both TMR1H and TMR1L registers.

#### TABLE 11-1: **CCP MODE – TIMER RESOURCES REQUIRED**

CCP Mode	Timer Resource
Capture	Timer1
Compare	Timer1
PWM	Timer2

# REGISTER 11-1: CCP1CON – CCP CONTROL REGISTER 1 (ADDRESS: 15h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DC1B<1:0>: PWM Least Significant bits Capture mode: Unused. Compare mode: Unused. PWM mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L. bit 3-0 CCP1M<3:0>: CCP1 Mode Select bits
  - 0000 = Capture/Compare/PWM disabled (resets CCP1 module)
  - 0100 = Capture mode, every falling edge
  - 0101 = Capture mode, every rising edge
  - 0110 = Capture mode, every 4th rising edge
  - 0111 = Capture mode, every 16th rising edge
  - 1000 = Compare mode, set output on match (CCP1IF bit is set)
  - 1001 = Compare mode, clear output on match (CCP1IF bit is set)
  - 1010 = Compare mode, generate software interrupt on match (CCP1IF bit is set, CCP1 pin is unaffected)
  - 1011 = Compare mode, trigger special event (CCP1IF bit is set, CCP1 pin is unaffected); CCP1 resets TMR1 and starts an A/D conversion (if A/D module is enabled)
  - 11xx = PWM mode

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 11.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin GP2/AN2/T0CKI/INT/COUT/CCP1. An event is defined as one of the following and is configured by CCP1CON<3:0>:

- Every falling edge
- Every rising edge
- · Every 4th rising edge
- Every 16th rising edge


When a capture is made, the interrupt request flag bit, CCP1IF (PIR1<5>), is set. The interrupt flag must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

# 11.1.1 CCP1 PIN CONFIGURATION

In Capture mode, the GP2/AN2/T0CKI/INT/COUT/ CCP1 pin should be configured as an input by setting the TRISIO<2> bit.

Note:	If the GP2/AN2/T0CKI/INT/COUT/CCP1		
	pin is configured as an output, a write to		
	the port can cause a capture condition.		

# FIGURE 11-1: CAPTURE MODE OPERATION BLOCK DIAGRAM



# 11.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work.

# 11.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<5>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

# 11.1.4 CCP PRESCALER

There are four prescaler settings specified by bits CCP1M<3:0> (CCP1CON<3:0>). Whenever the CCP module is turned off, or the CCP module is not in Capture mode, the prescaler counter is cleared. Any Reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared; therefore, the first capture may be from a non-zero prescaler. Example 11-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

# EXAMPLE 11-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON	;Turn CCP module off
MOVLW	NEW_CAPT_PS	;Load the W reg with
		;the new prescaler
		;move value and CCP ON
MOVWF	CCP1CON	;Load CCP1CON with this
		;value


# 11.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the GP2/AN2/T0CKI/INT/ COUT/CCP1 pin is:

- Driven high
- Driven low
- Remains unchanged

The action on the pin is based on the value of control bits, CCP1M<3:0> (CCP1CON<3:0>). At the same time, interrupt flag bit, CCP1IF (PIR1<5>), is set.

#### FIGURE 11-2: COMPARE MODE OPERATION BLOCK DIAGRAM



• Set the GO/DONE bit (ADCON0<1>)

#### 11.2.1 CCP1 PIN CONFIGURATION

The user must configure the GP2/AN2/T0CKI/INT/ COUT/CCP1 pin as an output by clearing the TRISIO<2> bit.

Note:								
	force the GP2/AN2/T0CKI/INT/COUT/							
	CCP1 compare output latch to the default							
	low level. This is not the GPIO data latch.							

#### 11.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 11.2.3 SOFTWARE INTERRUPT MODE

When Generate Software Interrupt mode is chosen (CCP1M<3:0> = 1010), the CCP1 pin is not affected. The CCP1IF (PIR1<5>) bit is set, causing a CCP interrupt (if enabled). See Register 11-1.

### 11.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair and starts A/D conversion, if enabled. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

**Note:** The special event trigger from the CCP1 modules will not set interrupt flag bit TMR1IF (PIR1<0>).

### TABLE 11-2: REGISTERS ASSOCIATED WITH CAPTURE, COMPARE AND TIMER1

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOD	all o	e on ther sets
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000	0000	0000	0000
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	000-	0000
0Eh	TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register							xxxx	xxxx	uuuu	uuuu	
10h	T1CON	T1GINV	TMR1GE	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0000	0000	uuuu	uuuu
1Ah	CMCON1	_	—	_	_	_	—	T1GSS	CMSYNC		10		10
13h	CCPR1L	Capture/	Compare/F	PWM Regis	ter 1 Low B	yte				xxxx	xxxx	uuuu	uuuu
14h	CCPR1H	Capture/	Compare/F	PWM Regis	ter 1 High E	Byte				xxxx	xxxx	uuuu	uuuu
15h	CCP1CON	_	—	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	0000	0000	0000	0000
8Ch	PIE1	EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE	000-	0000	000-	0000

**Legend:** — = unimplemented locations, read as '0', u = unchanged, x = unknown.

Shaded cells are not used by the Capture, Compare or Timer1 module.

# 11.3 PWM Mode (PWM)


In Pulse Width Modulation mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the GPIO data latch, the TRISIO<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the GPIO data latch.

Figure 11-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see **Section 11.3.3 "Setup for PWM Operation"**.

#### FIGURE 11-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 11-4) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

#### FIGURE 11-4: PWM OUTPUT



### 11.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula.

#### **EQUATION 11-1:**

 $PWM \ Period = [(PR2) + 1] \bullet 4 \bullet Tosc \bullet TMR2 \ Prescale \ Value$ 

PWM frequency is defined as 1/[PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared.
- The CCP1 pin is set (Exception: If PWM duty cycle = 0%, the CCP1 pin will not be set).
- The PWM duty cycle is latched from CCPR1L into CCPR1H.
- Note: The Timer2 postscaler (see Section 7.1 "Timer2 Operation") is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

#### 11.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time.

#### EQUATION 11-2:

*PWM Duty Cycle* = (*CCPR1L:CCP1CON*<5:4> • *Tosc* • *TMR2 Prescale Value* 


CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double-buffer the PWM duty cycle. This double-buffering is essential for glitch-free PWM operation.

When the CCPR1H and 2-bit latch match TMR2, concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the following formula.

#### **EQUATION 11-3:**



Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

### 11.3.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP1 module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISIO<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

**Note:** The PWM module may generate a premature pulse when changing the duty cycle. For sensitive applications, disable the PWM module prior to modifying the duty cycle.

### TABLE 11-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFFh	0xFFh	0xFFh	0x3Fh	0x1Fh	0x17h
Maximum Resolution (bits)	10	10	10	8	7	6.6

Addr	Name	Bit 7	7   Bit 6   Bit 5   Bit 4   Bit 3   Bit 2   Bit 1   Bit 0							e on BOD	Value on all other Resets		
0Bh/ 8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	TOIF	INTF	GPIF	0000	0000	0000	0000
0Ch	PIR1	EEIF	ADIF	CCP1IF	_	CMIF	OSFIF	TMR2IF	TMR1IF	000-	0000	000-	0000
11h	TMR2	Timer2 Module Register								0000	0000	0000	0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
13h	CCPR1L	Capture,	Capture/Compare/PWM Register 1 Low Byte								xxxx	uuuu	uuuu
14h	CCPR1H	Capture	/Compare/P	WM Regist	er 1 High B	yte				xxxx	xxxx	uuuu	uuuu
15h	CCP1CON	_	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
8Ch	PIE1	EEIE	ADIE	CCP1IE	—	CMIE	OSFIE	TMR2IE	TMR1IE	000-	0000	000-	0000
92h	PR2	Timer2	Timer2 Module Period Register								1111	1111	1111

**Legend:** — = unimplemented locations, read as '0', u = unchanged, x = unknown.

Shaded cells are not used by the PWM or Timer2 module.

# 12.0 SPECIAL FEATURES OF THE CPU

The PIC12F683 has a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving features and offer code protection.

These features are:

- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Detect (BOD)
- Interrupts
- Watchdog Timer (WDT)
- Oscillator Selection
- Sleep
- Code Protection
- ID Locations
- In-Circuit Serial Programming

The PIC12F683 has two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 64 ms (nominal) on power-up only, designed to keep the part in Reset while the power supply stabilizes. There is also circuitry to reset the device if a brown-out occurs, which can use the Power-up Timer to provide at least a 64 ms Reset. With these three functions on-chip, most applications need no external Reset circuitry.

The Sleep mode is designed to offer a very low-current Power-down mode. The user can wake-up from Sleep through:

- External Reset
- Watchdog Timer Wake-up
- An interrupt

Several oscillator options are also made available to allow the part to fit the application. The INTOSC option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options (see Register 12-1).

# **12.1** Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations as shown in Register 12-1. These bits are mapped in program memory location 2007h.

Note: Address 2007h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.

### REGISTER 12-1: CONFIG - CONFIGURATION WORD (ADDRESS: 2007h)

$\begin{array}{c} t \ 11 \\ 1 \\ 1 \\ 0 \\ 0 \\ 0 \\ 1 \\ 1 \\ 0 \\ 0 $	= Fail-Safe = Fail-Safe <b>SO:</b> Internal I = Internal I <b>DDEN&lt;1:0</b> L = BOD er L = BOD or D = BOD di PD: Data C = Data me = Data me = Program = Program <b>CLRE:</b> GP = GP3/MC	I-Safe Clock M Clock M Clock M Clock M I-Sternal S External S External S I-Sternal S I-S	bock Monitor I onitor is ena onitor is disa al Switchover Switchover m Switchover m -out Detect s ring operatio by SBODEN ection bit <sup>(2)</sup> e protection e protection	abled abled er bit node is ena node is dis Selection to on and disa bit (PCON is disabled is enabled tion is disa tion is ena	abled abled oits <sup>(1)</sup> abled ir I<4>) d I	Sleep							bit C
t 11   FC   12   12   12   12   12   12   12   1	CMEN: Fail = Fail-Safe = Fail-Safe SO: Intern = Internal I = Internal I DDEN<1:0 L = BOD er L = BOD er L = BOD di PD: Data C = Data me = Data me P: Code Pr = Program = Program CLRE: GP = GP3/MC	I-Safe Clock M Clock M Clock M Clock M I-Sternal S External S External S I-Sternal S I-S	bock Monitor I onitor is ena onitor is disa al Switchover m Switchover m -out Detect s oring operation by SBODEN ection bit <sup>(2)</sup> e protection e protection bit <sup>(3)</sup> code protec code protec	abled abled er bit node is ena node is dis Selection to on and disa bit (PCON is disabled is enabled tion is disa tion is ena	abled abled oits <sup>(1)</sup> abled ir I<4>) d I	Sleep							
	= Fail-Safe = Fail-Safe <b>SO:</b> Internal I = Internal I <b>DDEN&lt;1:0</b> L = BOD er L = BOD or D = BOD di PD: Data C = Data me = Data me = Program = Program <b>CLRE:</b> GP = GP3/MC	Clock M Clock M al External S External S Sternal S Stern	onitor is ena onitor is disa al Switchover m Switchover m -out Detect s or SBODEN ection bit <sup>(2)</sup> e protection e protection oit <sup>(3)</sup> code protec code protec	abled abled er bit node is ena node is dis Selection to on and disa bit (PCON is disabled is enabled tion is disa tion is ena	abled abled oits <sup>(1)</sup> abled ir I<4>) d I	Sleep							
	= Internal I = Internal I <b>DDEN&lt;1:0</b> <b>DEN&lt;1:0</b> <b>DEN</b> ( <b>1:0</b> = BOD er = BOD di <b>PD:</b> Data C = Data me = Data me <b>P:</b> Code Pr = Program <b>CLRE:</b> GP = GP3/MC	External S External S External S I Brown habled habled du patrolled I sabled Code Prot mory cod mory cod rotection memory memory 3/MCLR	Switchover m Switchover m -out Detect S -out Detect S -out Detect S -out Detect S -out Detect S -out Detection e protection bit( <sup>3</sup> ) code protec code protec	node is ena node is dis Selection to on and disa bit (PCON is disabled is enabled ttion is disa ttion is ena	abled <sub>bits</sub> (1) abled ir I< I<4>) d I I I I I I I I I I I I I I I I I I	Sleep							
t 7 CF t 6 CF t 5 MC t 4 PV 11 10 00 00 00 00 00 00 00 00	L = BOD er ) = BOD er L = BOD co ) = BOD di PD: Data C = Data me = Data me P: Code Pr = Program = Program CLRE: GP = GP3/MC	nabled nabled du ontrolled I sabled Code Prot mory cod rotection memory memory 3/MCLR	ection bit <sup>(2)</sup> e protection e protection e protection <sub>oit</sub> (3) code protec code protec	on and disa bit (PCON is disabled is enabled tion is disa tion is ena	abled ir I<4>) d I	Sleep							
$ \begin{array}{c} 1 = \\ 0 = \\ 0 = \\ 1 = \\ 0 = \\ t 5  MC \\ 1 = \\ 0 = \\ t 4  PV \\ 1 = \\ \end{array} $	= Data me = Data me P: Code Pr = Program = Program CLRE: GP = GP3/MC	mory cod mory cod otection memory memory 3/MCLR	e protection e protection pit <sup>(3)</sup> code protec code protec	is enabled tion is disa tion is ena	l								
1 = 0 = t 5 MC 1 = 0 = t 4 PV 1 =	= Program = Program <b>CLRE:</b> GP = GP3/MC	memory memory 3/MCLR	code protec code protec	tion is ena									
t 5 MC 1 = 0 = t 4 PV 1 =	CLRE: GP = GP3/MC	3/MCLR											
t 4 <b>PV</b> 1 =	= GP3/MC		nction is MC nction is digi	LR		ternally	v tied to	Vdd					
		wer-up Ti isabled	mer Enable			·							
1 =	= WDT ena	abled	ner Enable b d can be ena		WDTEN	l bit (W	DTCON	<0>)					
t 2-0 FC 11 10 10 01 01 00 00	DSC<2:0> 11 = RC os 10 = RCIO 10 = INTOS 10 = INTOS 11 = EC: 1/ 10 = HS os 11 = XT os 10 = LP os Note 1: 2:	Coscillator: Coscillator: Coscillator: Coscillator: Coscillator: Coscillator: Coscillator: Focillator: Cocillator: Cocillator: Cocillator: Losoficator: Losoficator: Cocillator: Cocillato	or Selection I CLKOUT fund : I/O function for: CLKOUT illator: I/O fund on RA4/OS ligh-speed c crystal/resona ow-power cr Brown-out I re data EEPI re program n	bits ction on RA4/0 function on Inction on I SC2/CLKO crystal/reso ator on RA ystal on RA ystal on RA Detect doe ROM will b	A4/OSC DSC2/C n RA4/C RA4/OS UT pin nator o 4/OSC A4/OSC A4/OSC es not a be erase	2/CLK LKOU SC2/CL CLKIN n RA4/ 2/CLKC 2/CLK 2/CLK utomati	OUT pin pin, R( LKOUT COUT p on RA5 DSC2/C DUT and DUT and Cally en- o the coo	n, RC o C on R pin, I/O 5/OSC LKOU I RA5/O d RA5/O d RA5/O d RA5/O d RA5/O	A5/OSC O function function 1/CLKIN T and RA OSC1/CL /OSC1/C ower-up tection is	1/CLKIN on RA5/ on RA5/C A5/OSC1/ KIN LKIN LKIN Timer. turned of	/OSC1/CL DSC1/CLF /CLKIN ff.	KIN	asserted

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	ad as 'O'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

# 12.2 Calibration Bits

The Brown-out Detect (BOD), Power-on Reset (POR) and 8 MHz internal oscillator (HFINTOSC) are factory calibrated. These calibration values are stored in the Calibration Word register, as shown in Register 12-2 and are mapped in program memory location 2008h.

The Calibration Word register is not erased when the device is erased when using the procedure described in the "*PIC12F6XX/16F6XX Memory Programming*"

*Specification*" (DS41204). Therefore, it is not necessary to store and reprogram these values when the device is erased.

Note:	Address 2008h is beyond the user program									
	memory space. It belongs to the special									
	configuration memory space (2000h-									
	3FFFh), which can be accessed only during									
	programming. See "PIC12F6XX/16F6XX									
	Memory Programming Specification"									
	(DS41204) for more information.									

#### REGISTER 12-2: CALIB - CALIBRATION WORD (ADDRESS: 2008h)

_	FCAL6	FCAL5	FCAL4	FCAL3	FCAL2	FCAL1	FCAL0	_	POR1	POR0	BOD2	BOD1	BOD0
bit 13													bit 0
bit 13		•	nted: Rea										
bit 12-6	FC	AL<6:0>	: Internal	Oscillator (	Calibration	bits							
	01	11111 =	Maximum	frequency									
	•												
		00001											
			Center fre	anency									
		11111	0011101 110	,quo									
	10	= 00000	Minimum	frequency									
bit 5	Un	impleme	nted: Rea	ad as '0'									
bit 4-3	PO	R<1:0>:	POR Cali	bration bits									
			t POR vol	0									
		-	t POR vo	-									
bit 2-0				bration bits	;								
		0 = Rese											
			st BOD vo	•									
	11	$\perp = raigne$	est BOD v	ullaye									
	Le	gend:											
	R	= Readab	le bit		W = W	ritable bi	t	U = Uni	mplement	ed bit, rea	nd as '0'		

'0' = Bit is cleared

'1' = Bit is set

- n = Value at POR

x = Bit is unknown

# 12.3 Reset

The PIC12F683 differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) WDT Reset during normal operation
- c) WDT Reset during Sleep
- d) MCLR Reset during normal operation
- e) MCLR Reset during Sleep
- f) Brown-out Detect (BOD)

Some registers are not affected in any Reset condition; their status is unknown on POR and unchanged in any other Reset. Most other registers are reset to a "Reset state" on:

- Power-on Reset
- MCLR Reset
- MCLR Reset during Sleep
- WDT Reset
- Brown-out Detect (BOD)

They are not affected by a WDT wake-up since this is viewed as the resumption of normal operation.  $\overline{\text{TO}}$  and PD bits are set or cleared differently in different Reset situations, as indicated in Table 12-2. These bits are used in software to determine the nature of the Reset. See Table 12-4 for a full description of Reset states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 12-1.

The MCLR Reset path has a noise filter to detect and ignore small pulses. See **Section 15.0** "**Electrical Specifications**" for pulse width specifications.

#### Reset MCLR/VPP pin SLEEP WDT WDT Module Time-out Reset VDD Rise Detect Power-on Reset סס Brown-out<sup>(1)</sup> Detect BODEN SBODEN s OST/PWRT OST Chip\_Reset 10-bit Ripple Counter R Q OSC1/ CLKI pin PWRT LFINTOSC 11-bit Ripple Counter

# FIGURE 12-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

External

Note 1: Refer to the Configuration Word register (Register 12-1).

Enable PWRT Enable OST

#### 12.3.1 POWER-ON RESET

The on-chip POR circuit holds the chip in Reset until VDD has reached a high enough level for proper operation. To take advantage of the POR, simply connect the MCLR pin through a resistor to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A maximum rise time for VDD is required. See Section 15.0 "Electrical Specifications" for details. If the BOD is enabled, the maximum rise time specification does not apply. The BOD circuitry will keep the device in Reset until VDD reaches VBOD (see Section 12.3.4 "Brown-out Detect (BOD)").

Note: The POR circuit does not produce an internal Reset when VDD declines. To re-enable the POR, VDD must reach Vss for a minimum of 100 μs.

When the device starts normal operation (exits the Reset condition), device operating parameters (i.e., voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in Reset until the operating conditions are met.

For additional information, refer to the Application Note *AN607, "Power-up Trouble Shooting"* (DS00607).

# 12.3.2 MCLR


PIC12F683 has a noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive MCLR pin low.

The behavior of the ESD protection on the MCLR pin has been altered from early devices of this family. Voltages applied to the pin that exceed its specification can result in both MCLR Resets and excessive current beyond the device specification during the ESD event. For this reason, Microchip recommends that the MCLR pin no longer be tied directly to VDD. The use of an RC network, as shown in Figure 12-2, is suggested.

An internal MCLR option is enabled by clearing the MCLRE bit in the Configuration Word register. When cleared, MCLR is internally tied to VDD and an internal weak pull-up is enabled for the MCLR pin. In-Circuit Serial Programming is not affected by selecting the internal MCLR option.

#### FIGURE 12-2: RECOMMENDED MCLR CIRCUIT



# 12.3.3 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 64 ms (nominal) time-out on power-up only, from POR or Brown-out Detect. The Power-up Timer operates from the 31 kHz LFINTOSC oscillator. For more information, see **Section 3.4 "Internal Clock Modes"**. The chip is kept in Reset as long as PWRT is active. The PWRT delay allows the VDD to rise to an acceptable level. A configuration bit, PWRTE, can disable (if set) or enable (if cleared or programmed) the Power-up Timer. The Power-up Timer should be enabled when Brown-out Detect is enabled, although it is not required.

The Power-up Timer delay will vary from chip-to-chip and vary due to:

- VDD variation
- Temperature variation
- Process variation

See DC parameters for details (Section 15.0 "Electrical Specifications").

# 12.3.4 BROWN-OUT DETECT (BOD)

The BODEN0 and BODEN1 bits in the Configuration Word register select one of four BOD modes. Two modes have been added to allow software or hardware control of the BOD enable. When BODEN<1:0> = 01, the SBODEN bit (PCON<4>) enables/disables the BOD allowing it to be controlled in software. By selecting BODEN<1:0>, the BOD is automatically disabled in Sleep to conserve power and enabled on wake-up. In this mode, the SBODEN bit is disabled. See Register 12-1 for the Configuration Word register definition.

If VDD falls below VBOD for greater than parameter TBOD (see **Section 15.0 "Electrical Specifications"**), the Brown-out situation will reset the device. This will occur regardless of VDD slew rate. A Reset is not ensured to occur if VDD falls below VBOD for less than parameter (TBOD).


On any Reset (Power-on, Brown-out Detect, Watchdog Timer, etc.), the chip will remain in Reset until VDD rises above VBOD (see Figure 12-3). The Power-up Timer will now be invoked, if enabled and will keep the chip in Reset an additional 64 ms. If VDD drops below VBOD while the Power-up Timer is running, the chip will go back into a Brown-out Detect and the Power-up Timer will be re-initialized. Once VDD rises above VBOD, the Power-up Timer will execute a 64 ms Reset.

#### 12.3.4.1 BOD Calibration

The PIC12F683 stores the BOD calibration values in fuses located in the Calibration Word register (2008h). The Calibration Word register is not erased when using the specified bulk erase sequence in the "*PIC12F6XX/ 16F6XX Memory Programming Specification*" (DS41204) and thus, does not require reprogramming.

Note: Address 2008h is beyond the user program memory space. It belongs to the special configuration memory space (2000h-3FFFh), which can be accessed only during programming. See "PIC12F6XX/16F6XX Memory Programming Specification" (DS41204) for more information.





Note: The Power-up Timer is enabled by the PWRTE bit in the Configuration Word register.

#### 12.3.5 TIME-OUT SEQUENCE

On power-up, the time-out sequence is as follows: first, PWRT time-out is invoked after POR has expired, then OST is activated after the PWRT time-out has expired. The total time-out will vary based on oscillator configuration and PWRTE bit status. For example, in EC mode with PWRTE bit erased (PWRT disabled), there will be no time-out at all. Figure 12-4, Figure 12-5 and Figure 12-6 depict time-out sequences. The device can execute code from the INTOSC while OST is active by enabling Two-Speed Start-up or Fail-Safe Monitor (see Section 3.6 "Two-Speed Clock Start-up Mode" and Section 3.7 "Fail-Safe Clock Monitor").

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then, bringing MCLR high will begin execution immediately (see Figure 12-5). This is useful for testing purposes or to synchronize more than one PIC12F683 device operating in parallel.

Table 12-5 shows the Reset conditions for some special registers, while Table 12-4 shows the Reset conditions for all the registers.

#### 12.3.6 POWER CONTROL (PCON) REGISTER

The Power Control register PCON (address 8Eh) has two status bits to indicate what type of Reset that last occurred.

Bit 0 is  $\overline{BOD}$  (Brown-out).  $\overline{BOD}$  is unknown on Poweron Reset. It must then be set by the user and checked on subsequent Resets to see if  $\overline{BOD} = 0$ , indicating that a Brown-out has occurred. The  $\overline{BOD}$  status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (BODEN<1:0> = 00 in the Configuration Word register).

Bit 1 is POR (Power-on Reset). It is a '0' on Power-on Reset and unaffected otherwise. The user must write a '1' to this bit following a Power-on Reset. On a subsequent Reset, if POR is '0', it will indicate that a Power-on Reset has occurred (i.e., VDD may have gone too low).

For more information, see Section 4.2.3 "Ultra Low-Power Wake-up" and Section 12.3.4 "Brown-out Detect (BOD)".

Oscillator	Power-u	ıp	Brown-out	Wake-up from	
Configuration	PWRTE = 0	PWRTE = 1	<b>PWRTE</b> = 0	<b>PWRTE</b> = 1	Sleep
XT, HS, LP	TPWRT + 1024 • TOSC	1024 • Tosc	TPWRT + 1024 • TOSC	1024 • Tosc	1024 • Tosc
RC, EC, INTOSC	TPWRT	—	Tpwrt	—	—

#### TABLE 12-1: TIME-OUT IN VARIOUS SITUATIONS

### TABLE 12-2: PCON BITS AND THEIR SIGNIFICANCE

POR	BOD	то	PD	Condition
0	u	1	1	Power-on Reset
1	0	1	1	Brown-out Detect
u	u	0	u	WDT Reset
u	u	0	0	WDT Wake-up
u	u	u	u	MCLR Reset during normal operation
u	u	1	0	MCLR Reset during Sleep

**Legend:** u = unchanged, x = unknown


#### TABLE 12-3: SUMMARY OF REGISTERS ASSOCIATED WITH BROWN-OUT


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other Resets <sup>(1)</sup>
03h	STATUS	IRP	RP1	RPO	TO	PD	Z	DC	С	0001 1xxx	000q quuu
8Eh	PCON	_		ULPWUE	SBODEN	_	_	POR	BOD	01qq	Ouuu

**Legend:** u = unchanged, x = unknown, - = unimplemented bit, reads as '0', q = value depends on condition. Shaded cells are not used by BOD.


**Note 1:** Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation.

# **PIC12F683**





# FIGURE 12-6: TIME-OUT SEQUENCE ON POWER-UP (MCLR WITH VDD)



				Deset	Wake-up from Sleep
Register	Address	Power-on Reset	WDT	Reset Reset t Detect <sup>(1)</sup>	through Interrupt Wake-up from Sleep through WDT Time-out
W	_	xxxx xxxx	uuuu	uuuu	uuuu uuuu
INDF	00h/80h	xxxx xxxx	xxxx	xxxx	uuuu uuuu
TMR0	01h	xxxx xxxx	uuuu	uuuu	uuuu uuuu
PCL	02h/82h	0000 0000	0000	0000	PC + 1 <sup>(3)</sup>
STATUS	03h/83h	0001 1xxx	000q	quuu <b>(4)</b>	uuuq quuu <sup>(4)</sup>
FSR	04h/84h	xxxx xxxx	uuuu	uuuu	uuuu uuuu
GPIO	05h	xx xx00	00	0000	uu uuuu
PCLATH	0Ah/8Ah	0 0000	0	0000	u uuuu
INTCON	0Bh/8Bh	0000 0000	0000	0000	uuuu uuuu <sup>(2)</sup>
PIR1	0Ch	0000 0000	0000	0000	uuuu uuuu <sup>(2)</sup>
TMR1L	0Eh	xxxx xxxx	uuuu	uuuu	սսսս սսսս
TMR1H	0Fh	xxxx xxxx	uuuu	uuuu	uuuu uuuu
T1CON	10h	0000 0000	uuuu	uuuu	-uuu uuuu
TMR2	11h	0000 0000	0000	0000	uuuu uuuu
T2CON	12h	-000 0000	-000	0000	-uuu uuuu
CCPR1L	13h	xxxx xxxx	uuuu	uuuu	uuuu uuuu
CCPR1H	14h	xxxx xxxx	uuuu	uuuu	uuuu uuuu
CCP1CON	15h	0000 0000	0000	0000	uuuu uuuu
WDTCON	18h	0 1000	0	1000	u uuuu
CMCON0	19h	0000 0000	0000	0000	սսսս սսսս
CMCON1	20h	10		10	
ADRESH	1Eh	xxxx xxxx	uuuu	uuuu	uuuu uuuu
ADCON0	1Fh	00 0000	00	0000	uu uuuu
OPTION_REG	81h	1111 1111	1111	1111	սսսս սսսս
TRISIO	85h	11 1111	11	1111	uu uuuu
PIE1	8Ch	0000 0000	0000	0000	uuuu uuuu
PCON	8Eh	010x	0u	uu <b>(1,5)</b>	uuuu
OSCCON	8Fh	-110 x000	-110	x000	-uuu uuuu
OSCTUNE	90h	0 0000	u	uuuu	u uuuu
PR2	92h	1111 1111	1111	1111	1111 1111
WPU	95h	11 -111	11	-111	uuuu uuuu
IOC	96h	00 0000	00	0000	uu uuuu
VRCON	99h	0-0- 0000	0-0-	0000	u-u- uuuu
EEDAT	9Ah	0000 0000	0000	0000	uuuu uuuu
EEADR	9Bh	0000 0000	0000	0000	<u>uuuu</u> uuuu

#### TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS

**Legend:** u = unchanged, x = unknown, — = unimplemented bit, reads as '0', q = value depends on condition.

Note 1: If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

- **2:** One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).
- **3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
- 4: See Table 12-5 for Reset value for specific condition.
- **5:** If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

### TABLE 12-4: INITIALIZATION CONDITION FOR REGISTERS (CONTINUED)

Register	Address	Power-on Reset	MCLR Reset WDT Reset Brown-out Detect <sup>(1)</sup>	Wake-up from Sleep through Interrupt Wake-up from Sleep through WDT Time-out
EECON1	9Ch	x000	q000	uuuu
EECON2	9Dh			
ADRESL	9Eh	xxxx xxxx	uuuu uuuu	uuuu uuuu
ANSEL	9Fh	1111 1111	1111 1111	uuuu uuuu

**Legend:** u = unchanged, x = unknown, --- = unimplemented bit, reads as '0', q = value depends on condition.

**Note 1:** If VDD goes too low, Power-on Reset will be activated and registers will be affected differently.

2: One or more bits in INTCON and/or PIR1 will be affected (to cause wake-up).

**3:** When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

4: See Table 12-5 for Reset value for specific condition.

5: If Reset was due to brown-out, then bit 0 = 0. All other Resets will cause bit 0 = u.

#### TABLE 12-5: INITIALIZATION CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	Status Register	PCON Register
Power-on Reset	000h	0001 1xxx	010x
MCLR Reset during Normal Operation	000h	000u uuuu	0uuu
MCLR Reset during Sleep	000h	0001 Ouuu	0uuu
WDT Reset	000h	0000 uuuu	Ouuu
WDT Wake-up	PC + 1	uuu0 Ouuu	uuuu
Brown-out Detect	000h	0001 luuu	0110
Interrupt Wake-up from Sleep	PC + 1 <sup>(1)</sup>	uuul Ouuu	uuuu

**Legend:** u = unchanged, x = unknown, — = unimplemented bit, reads as '0'.

**Note 1:** When the wake-up is due to an interrupt and Global Interrupt Enable bit, GIE, is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

# 12.4 Interrupts

The PIC12F683 has 11 sources of interrupt:

- External Interrupt GP2/INT
- TMR0 Overflow Interrupt
- GPIO Change Interrupts
- 2 Comparator Interrupts
- A/D Interrupt
- Timer1 Overflow Interrupt
- Timer2 Match Interrupt
- EEPROM Data Write Interrupt
- Fail-Safe Clock Monitor Interrupt
- CCP Interrupt

The Interrupt Control register (INTCON) and Peripheral Interrupt Request Register 1 (PIR1) record individual interrupt requests in flag bits. The INTCON register also has individual and global interrupt enable bits.

A Global Interrupt Enable bit, GIE (INTCON<7>), enables (if set) all unmasked interrupts, or disables (if cleared) all interrupts. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register and PIE1 register. GIE is cleared on Reset.

The Return from Interrupt instruction, RETFIE, exits the interrupt routine, as well as sets the GIE bit, which re-enables unmasked interrupts.

The following interrupt flags are contained in the INTCON register:

- INT Pin Interrupt
- GPIO Change Interrupt
- TMR0 Overflow Interrupt

The peripheral interrupt flags are contained in the special register, PIR1. The corresponding interrupt enable bit is contained in special register, PIE1.

The following interrupt flags are contained in the PIR1 register:

- EEPROM Data Write Interrupt
- A/D Interrupt
- 2 Comparator Interrupts
- Timer1 Overflow Interrupt
- Timer 2 Match Interrupt
- Fail-Safe Clock Monitor Interrupt
- CCP Interrupt

When an interrupt is serviced:

- The GIE is cleared to disable any further interrupt.
- The return address is pushed onto the stack.
- The PC is loaded with 0004h.

For external interrupt events, such as the INT pin or GPIO change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends upon when the interrupt event occurs (see Figure 12-8). The latency is the same for one or twocycle instructions. Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid multiple interrupt requests.

- Note 1: Individual interrupt flag bits are set, regardless of the status of their corresponding mask bit or the GIE bit.
  - 2: When an instruction that clears the GIE bit is executed, any interrupts that were pending for execution in the next cycle are ignored. The interrupts, which were ignored, are still pending to be serviced when the GIE bit is set again.

For additional information on Timer1, Timer2, comparators, A/D, data EEPROM or CCP modules, refer to the respective peripheral section.

#### 12.4.1 GP2/INT INTERRUPT

External interrupt on GP2/INT pin is edge-triggered; either rising if the INTEDG bit (OPTION<6>) is set, or falling if the INTEDG bit is clear. When a valid edge appears on the GP2/INT pin, the INTF bit (INTCON<1>) is set. This interrupt can be disabled by clearing the INTE control bit (INTCON<4>). The INTF bit must be cleared in software in the Interrupt Service Routine before re-enabling this interrupt. The GP2/INT interrupt can wake-up the processor from Sleep if the INTE bit was set prior to going into Sleep. The status of the GIE bit decides whether or not the processor branches to the interrupt vector following wake-up (0004h). See Section 12.7 "Power-Down Mode (Sleep)" for details on Sleep and Figure 12-10 for timing of wake-up from Sleep through GP2/INT interrupt.

Note: The ANSEL (91h) and CMCON0 (19h) registers must be initialized to configure an analog channel as a digital input. Pins configured as analog inputs will read '0'.

#### 12.4.2 TMR0 INTERRUPT


An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set the T0IF (INTCON<2>) bit. The interrupt can be enabled/disabled by setting/clearing T0IE (INTCON<5>) bit. See **Section 5.0 "Timer0 Module**" for operation of the Timer0 module.


#### 12.4.3 GPIO INTERRUPT

An input change on GPIO change sets the GPIF (INTCON<0>) bit. The interrupt can be enabled/ disabled by setting/clearing the GPIE (INTCON<3>) bit. Plus, individual pins can be configured through the IOC register.

Note: If a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then the GPIF interrupt flag may not get set.







- For minimum width of http://puise, refer to AC specifications in Section 13.0 Electrical
  5: INTF is enabled to be set any time during the Q4-Q1 cycles.
- **5:** IN IF is enabled to be set any time during the Q4-Q1 cycles.

#### TABLE 12-6: SUMMARY OF INTERRUPT REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOD	Value on all other Resets
0Bh, 8Bh	INTCON	GIE	PEIE	TOIE	INTE	GPIE	T0IF	INTF	GPIF	0000 0000	0000 0000
0Ch	PIR1	EEIF	ADIF	CCP1IF	—	CMIF	OSFIF	TMR2IF	TMR1IF	000- 0000	000- 0000
8Ch	PIE1	EEIE	ADIE	CCP1IE	_	CMIE	OSFIE	TMR2IE	TMR1IE	000- 0000	000- 0000

**Legend:** x = unknown, u = unchanged, --- = unimplemented read as '0', q = value depends upon condition. Shaded cells are not used by the interrupt module.

© 2004 Microchip Technology Inc.

# 12.5 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt (e.g., W and Status registers). This must be implemented in software.

Since the lower 16 bytes of all banks are common in the PIC12F683 (see Figure 2-2), temporary holding registers, W\_TEMP and STATUS\_TEMP, should be placed in here. These 16 locations do not require banking and therefore, makes it easier to context save and restore. The same code shown in Example 12-1 can be used to:

- Store the W register.
- Store the Status register.
- Execute the ISR code.
- Restore the Status (and Bank Select Bit register).
- Restore the W register.

**Note:** The PIC12F683 normally does not require saving the PCLATH. However, if computed GOTOs are used in the ISR and the main code, the PCLATH must be saved and restored in the ISR.

#### EXAMPLE 12-1: SAVING STATUS AND W REGISTERS IN RAM

MOVWF W\_TEMP ;Copy W to TEMP register STATUS,W SWAPF ;Swap status to be saved into W CLRF STATUS ; bank 0, regardless of current bank, Clears IRP, RP1, RP0 MOVWF STATUS\_TEMP ;Save status to bank zero STATUS\_TEMP register : :(ISR) ;Insert user code here : SWAPF STATUS\_TEMP,W ;Swap STATUS TEMP register into W ;(sets bank to original state) MOVWF STATUS ;Move W into Status register SWAPF W\_TEMP,F ;Swap W\_TEMP SWAPF W\_TEMP,W ;Swap W\_TEMP into W

# 12.6 Watchdog Timer (WDT)

For PIC12F683, the WDT has been modified from previous PIC12F683 devices. The new WDT is code and functionally compatible with previous PIC12F683 WDT modules and adds a 16-bit prescaler to the WDT. This allows the user to have a scaler value for the WDT and TMR0 at the same time. In addition, the WDT time-out value can be extended to 268 seconds. WDT is cleared under certain conditions described in Table 12-7.

#### 12.6.1 WDT OSCILLATOR

The WDT derives its time base from the 31 kHz LFINTOSC. The LTS bit does not reflect that the LFINTOSC is enabled.

The value of WDTCON is '---0 1000' on all Resets. This gives a nominal time base of 16 ms, which is compatible with the time base generated with previous PIC12F683 microcontroller versions.

Note:	When the Oscillator Start-up Timer (OST)
	is invoked, the WDT is held in Reset,
	because the WDT Ripple Counter is used
	by the OST to perform the oscillator delay
	count. When the OST count has expired,
	the WDT will begin counting (if enabled).

A new prescaler has been added to the path between the INTRC and the multiplexers used to select the path for the WDT. This prescaler is 16 bits and can be programmed to divide the INTRC by 128 to 65536, giving the time base used for the WDT a nominal range of 1 ms to 268s.


#### 12.6.2 WDT CONTROL

The WDTE bit is located in the Configuration Word register. When set, the WDT runs continuously.

When the WDTE bit in the Configuration Word register is set, the SWDTEN bit (WDTCON<0>) has no effect. If WDTE is clear, then the SWDTEN bit can be used to enable and disable the WDT. Setting the bit will enable it and clearing the bit will disable it.

The PSA and PS<2:0> bits (OPTION\_REG) have the same function as in previous versions of the PIC12F683 family of microcontrollers. See **Section 5.0 "Timer0 Module"** for more information.

#### FIGURE 12-9: WATCHDOG TIMER BLOCK DIAGRAM



#### TABLE 12-7: WDT STATUS

Conditions	WDT
WDTE = 0	
CLRWDT Command	Cleared
Oscillator Fail Detected	Cleared
Exit Sleep + System Clock = T1OSC, EXTRC, INTRC, EXTCLK	
Exit Sleep + System Clock = XT, HS, LP	Cleared until the end of OST

# **PIC12F683**

REGISTER 12-3:	WDTCON – WATCHDOG TIMER CONTROL REGISTER (ADDRESS: 18h)											
	U-0	U-0	U-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0				
	_	_	—	WDTPS3	WDTPS2	WDTPS1	WDTPS0	SWDTEN				
	bit 7							bit 0				
bit 7-5	Unimplem	ented: Rea	d as '0'									
bit 4-1	WDTPS<3	:0>: Watchc	log Timer P	eriod Select	bits							
		Prescale F	0									
	0000 = 1:	32										
	0001 = 1:	64										
	0010 = 1:	128										
	0011 = 1:											
		512 (Reset	value)									
	0101 = 1:	-										
	0110 = 1:											
	0111 = 1:											
	1000 = 1:											
	1001 = 1:16384 1010 = 1:32768											
		1010 = 1.32766 1011 = 1.65536										
	1100 = R											
	1101 = R	eserved										
	1110 = R	eserved										
	1111 = R	eserved										
bit 0	SWDTEN:	Software Er	nable or Dis	able the Wa	tchdog Time	<sub>r</sub> (1)						
	1 = WDT is	s turned on										
	0 = WDT is	s turned off (	Reset value	e)								
	Note 1:	If WDTE c	onfiguratior	bit = 1, the	n WDT is a	lways enab	led, irrespe	ctive of this				

control bit. If WDTE configuration bit = 1, then WDT is always enabled, irrespective of this control bit. If WDTE configuration bit = 0, then it is possible to turn WDT on/off with this control bit.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### TABLE 12-8: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
18h	WDTCON		—		WDTPS3	WDTPS2	WSTPS1	WDTPS0	SWDTEN
81h	OPTION_REG	GPPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0
2007h <sup>(1)</sup>	CONFIG	CPD	CP	MCLRE	PWRTE	WDTE	FOSC2	FOSC1	FOSC0

Legend: Shaded cells are not used by the Watchdog Timer.

**Note 1:** See Register 12-1 for operation of all Configuration Word register bits.

# 12.7 Power-Down Mode (Sleep)

The Power-down mode is entered by executing a SLEEP instruction.

If the Watchdog Timer is enabled:

- WDT will be cleared but keeps running.
- PD bit in the Status register is cleared.
- TO bit is set.
- Oscillator driver is turned off.
- I/O ports maintain the status they had before SLEEP was executed (driving high, low or high-impedance).

For lowest current consumption in this mode, all I/O pins should be either at VDD or VSS, with no external circuitry drawing current from the I/O pin and the comparators and CVREF should be disabled. I/O pins that are high-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on GPIO should be considered.

The  $\overline{\text{MCLR}}$  pin must be at a logic high level.

Note:	It should be noted that a Reset generated
	by a WDT time-out does not drive MCLR
	pin low.

#### 12.7.1 WAKE-UP FROM SLEEP

The device can wake-up from Sleep through one of the following events:

- 1. External Reset input on MCLR pin.
- 2. Watchdog Timer wake-up (if WDT was enabled).
- 3. Interrupt from GP2/INT pin, GPIO change or a peripheral interrupt.

The first event will cause a device Reset. The two latter events are considered a continuation of program execution. The  $\overline{TO}$  and PD bits in the Status register can be used to determine the cause of device Reset. The PD bit, which is set on power-up, is cleared when Sleep is invoked.  $\overline{TO}$  bit is cleared if WDT wake-up occurred.

The following peripheral interrupts can wake the device from Sleep:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. ECCP Capture mode interrupt.
- 3. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 4. A/D conversion (when A/D clock source is RC).
- 5. EEPROM write operation completion.
- 6. Comparator output changes state.
- 7. Interrupt-on-change.
- 8. External Interrupt from INT pin.

Other peripherals cannot generate interrupts, since during Sleep, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is prefetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction, then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GIE is cleared), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from Sleep. The SLEEP instruction is completely executed.

The WDT is cleared when the device wakes up from Sleep, regardless of the source of wake-up.

### 12.7.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will not be cleared, the TO bit will not be set and the PD bit will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from Sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT prescaler and postscaler (if enabled) will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### FIGURE 12-10: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q3 Q4; Q1 Q2 Q3		-	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4
			<b>7</b> – – – – – –			
INT pin INTF flag (INTCON<1>)	 		Interrupt Later	(3)		
GIE bit (INTCON<7>)		Processor in Sleep		· · ·		
Instruction Flow PC X P	<u>C X PC+1</u>	X PC + 2	PC + 2	X PC + 2	X <u>0004h</u>	(0005h
Instruction [ Fetched ] Inst(PC)	= Sleep Inst(PC +	1)	Inst(PC + 2)	1 1 1	Inst(0004h)	Inst(0005h)
Instruction Inst(Pe	C – 1) Sleep		Inst(PC + 1)	Dummy Cycle	Dummy Cycle	Inst(0004h)

2: TOST = 1024 TOSC (drawing not to scale). This delay does not apply to EC and RCIO Oscillator modes.

3: GIE = 1 assumed. In this case after wake-up, the processor jumps to 0004h. If GIE = 0, execution will continue in-line.

4: CLKOUT is not available in XT, HS, LP or EC Oscillator modes, but shown here for timing reference.

#### 12.8 Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out using ICSP for verification purposes.

**Note:** The entire data EEPROM and Flash program memory will be erased when the code protection is turned off. See the PIC12F6XX/16F6XX *Memory Programming Specification* (DS41204) for more information.

### 12.9 ID Locations

Four memory locations (2000h-2003h) are designated as ID locations where the user can store checksum or other code identification numbers. These locations are not accessible during normal execution but are readable and writable during Program/Verify mode. Only the Least Significant 7 bits of the ID locations are used.

### 12.10 In-Circuit Serial Programming

The PIC12F683 microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data and three other lines for:


- Power
- Ground
- Programming Voltage

This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

The device is placed into a Program/Verify mode by holding the GP0 and GP1 pins low, while raising the MCLR (VPP) pin from VIL to VIHH. See the "*PIC12F6XX/16F6XX Memory Programming Specification*" (DS41204) for more information. GP0 becomes the programming data and GP1 becomes the programming clock. Both GP0 and GP1 are Schmitt Trigger inputs in this mode.

After Reset, to place the device into Program/Verify mode, the Program Counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14 bits of program data are then supplied to or from the device, depending on whether the command was a load or a read. For complete details of serial programming, please refer to the "*PIC12F6XX/16F6XX Memory Programming Specification*" (DS41204).

A typical In-Circuit Serial Programming connection is shown in Figure 12-11.



# 12.11 In-Circuit Debugger


Since in-circuit debugging requires the loss of clock, data and MCLR pins, MPLAB<sup>®</sup> ICD 2 development with an 8-pin device is not practical. A special 14-pin PIC12F683 ICD device is used with MPLAB ICD 2 to provide separate clock, data and MCLR pins and frees all normally available pins to the user.

A special debugging adapter allows the ICD device to be used in place of a PIC12F683 device. The debugging adapter is the only source of the ICD device. When the  $\overline{\text{ICD}}$  pin on the PIC12F683 ICD device is held low, the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB ICD 2. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 12-9 shows which features are consumed by the background debugger:

Resource	Description
I/O pins	ICDCLK, ICDDATA
Stack	1 level
Program Memory	Address 0h must be NOP 700h-7FFh

For more information, see "*MPLAB ICD 2 In-Circuit Debugger User's Guide*" (DS51331), available on Microchip's web site (www.microchip.com).

#### FIGURE 12-12: 14-PIN ICD PINOUT



NOTES:

# 13.0 INSTRUCTION SET SUMMARY

The PIC12F683 instruction set is highly orthogonal and is comprised of three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Each PIC16 instruction is a 14-bit word divided into an **opcode**, which specifies the instruction type and one or more **operands**, which further specify the operation of the instruction. The formats for each of the categories is presented in Figure 13-1, while the various opcode fields are summarized in Table 13-1.

Table 13-2 lists the instructions recognized by the MPASM<sup>TM</sup> Assembler. A complete description of each instruction is also available in the "*PICmicro*<sup>®</sup> *Mid-Range MCU Family Reference Manual*" (DS33023).

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator, which selects the bit affected by the operation, while 'f' represents the address of the file in which the bit is located.

For **literal and control** operations, 'k' represents an 8-bit or 11-bit constant, or literal value.

One instruction cycle consists of four oscillator periods; for an oscillator frequency of 4 MHz, this gives a normal instruction execution time of 1  $\mu$ s. All instructions are executed within a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. When this occurs, the execution takes two instruction cycles, with the second cycle executed as a NOP.

Note:	To maintain upward compatibility with		
	future products, do not use the OPTION		
	and TRIS instructions.		

All instruction examples use the format '0xhh' to represent a hexadecimal number, where 'h' signifies a hexadecimal digit.


# 13.1 READ-MODIFY-WRITE OPERATIONS

Any instruction that specifies a file register as part of the instruction performs a Read-Modify-Write (R-M-W) operation. The register is read, the data is modified and the result is stored according to either the instruction or the destination designator 'd'. A read operation is performed on a register even if the instruction writes to that register. For example, a CLRF GPIO instruction will read GPIO, clear all the data bits, then write the result back to GPIO. This example would have the unintended result of clearing the condition that set the GPIF flag.

# TABLE 13-1:OPCODE FIELD<br/>DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1). The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$ .
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

# FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



Mnemonic, Operands		Description	0	14-Bit Opcode				Status	
		Description	Cycles	MSb			LSb	Affected	Notes
		BYTE-ORIENTED FIL	E REGISTER OPE	RATIC	NS				
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C, DC, Z	1,2
ANDWF	f, d	AND W with f	1	00	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	00	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	00	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	00	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	00	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1 (2)	00	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	00	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1 (2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	00	0000	lfff	ffff		-
NOP	-	No Operation	1	00	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	00	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	00	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	00	0010	dfff	ffff	C, DC, Z	1,2
SWAPF	f. d	Swap nibbles in f	1	00	1110	dfff		-, -,	1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
		BIT-ORIENTED FILE	REGISTER OPER	RATION	IS				
BCF	f, b	Bit Clear f	1	01	0.0bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01		bfff			1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01		bfff			3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01		bfff			3
DIF55	1, 0	LITERAL AND CO	. ,		1100	DIII	TTTT		v
ADDLW	k	Add literal and W	1	11	111.	kkkk	৮৮৮৮	C, DC, Z	
ANDLW	k	AND literal with W	1	11		kkkk		0, D0, Z	
CALL	k	Call subroutine	2	10		kkkk		2	
CLRWDT	-	Clear Watchdog Timer	1	00	0000	0110	0100	TO, PD	
GOTO	k	Go to address	2	10		kkkk		10,10	
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk		z	
MOVLW	k	Move literal to W	1	11		kkkk		2	
RETFIE	к -	Return from interrupt	2	00	0000	0000	1001		
	- k	Return with literal in W	2	11		kkkk			
RETLW	к -		2	00			кккк 1000		
RETURN	-	Return from Subroutine			0000	0000		TO, PD	
SLEEP		Go into Standby mode	1	00	0000	0110	0011	,	
SUBLW	k	Subtract W from literal	1	11		kkkk		C, DC, Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	ĸĸĸĸ	Z	

# TABLE 13-2: PIC12F683 INSTRUCTION SET

device, the data will be written back with a '0'.
If this instruction is executed on the TMR0 register (and where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 module.

3: If the Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

**Note:** Additional information on the mid-range instruction set is available in the "*PICmicro<sup>®</sup> Mid-Range MCU Family Reference Manual*" (DS33023).

# 13.2 Instruction Descriptions

ADDLW	Add Literal and W
Syntax:	[ <i>label</i> ] ADDLW k
Operands:	$0 \le k \le 255$
Operation:	$(W) + k \to (W)$
Status Affected:	C, DC, Z
Description:	The contents of the W register are added to the eight-bit literal 'k' and the result is placed in the W register.

BCF	Bit Clear f
Syntax:	[ label ] BCF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$0 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is cleared.

ADDWF	Add W and f			
Syntax:	[label] ADDWF f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$			
Operation:	(W) + (f) $\rightarrow$ (destination)			
Status Affected:	C, DC, Z			
Description:	Add the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.			

Syntax:	[ <i>label</i> ]BSF f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	$1 \rightarrow (f < b >)$
Status Affected:	None
Description:	Bit 'b' in register 'f' is set.

Bit Set f

BSF

ANDLW	AND Literal with W		
Syntax:	[ <i>label</i> ] ANDLW k		
Operands:	$0 \le k \le 255$		
Operation:	(W) .AND. (k) $\rightarrow$ (W)		
Status Affected:	Z		
Description:	The contents of W register are AND'ed with the eight-bit literal 'k'. The result is placed in the W register.		

BTFSC	Bit Test, Skip if Clear
Syntax:	[ label ] BTFSC f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$
Operation:	skip if $(f < b >) = 0$
Status Affected:	None
Description:	If bit 'b' in register 'f' is '1', the next instruction is executed. If bit 'b' in register 'f' is '0', the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

ANDWF	AND W with f	BTFSS	Bit Test f, Skip if Set
Syntax:	[label] ANDWF f,d	Syntax:	[ <i>label</i> ] BTFSS f,b
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$	Operands:	$0 \le f \le 127$ $0 \le b < 7$
Operation:	(W) .AND. (f) $\rightarrow$ (destination)	Operation:	skip if (f <b>) = <math>1</math></b>
Status Affected:	Z	Status Affected:	None
Description:	AND the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.	Description:	If bit 'b' in register 'f' is '0', the next instruction is executed. If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2-cycle instruction.

# PIC12F683

CALL	Call Subroutine
Syntax:	[ <i>label</i> ] CALL k
Operands:	$0 \le k \le 2047$
Operation:	$\begin{array}{l} (PC) + 1 \rightarrow TOS, \\ k \rightarrow PC{<}10{:}0{>}, \\ (PCLATH{<}4{:}3{>}) \rightarrow PC{<}12{:}11{>} \end{array}$
Status Affected:	None
Description:	Call subroutine. First, return address $(PC + 1)$ is pushed onto the stack. The eleven-bit immediate address is loaded into PC bits <10:0>. The upper bits of the PC are loaded from PCLATH. CALL is a two-cycle instruction.

	CLRWDT	Clear Watchdog Timer
	Syntax:	[label] CLRWDT
	Operands:	None
	Operation:	$\begin{array}{l} 00h \rightarrow WDT \\ 0 \rightarrow WDT \text{ prescaler,} \\ 1 \rightarrow \overline{TO} \\ 1 \rightarrow PD \end{array}$
;	Status Affected:	TO, PD
he ed of	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the prescaler of the WDT. Status bits $\overline{TO}$ and PD are set.

CLRF	Clear f	
Syntax:	[ label ] CLRF f	
Operands:	$0 \le f \le 127$	
Operation:	$00h \rightarrow (f)$	
	$1 \rightarrow Z$	
Status Affected:	Z	
Description:	The contents of register 'f' are cleared and the Z bit is set.	

COMF	Complement f		
Syntax:	[ <i>label</i> ] COMF f,d		
Operands:	$0 \le f \le 127$ $d \in [0,1]$		
Operation:	$(\overline{f}) \rightarrow (destination)$		
Status Affected:	Z		
Description:	The contents of register 'f' are complemented. If 'd' is '0', the result is stored in W. If 'd' is '1', the result is stored back in register 'f'.		

CLRW	Clear W
Syntax:	[label] CLRW
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow (W) \\ 1 \rightarrow Z \end{array}$
Status Affected:	Z
Description:	W register is cleared. Zero bit (Z) is set.

DECF	Decrement f
Syntax:	[ label ] DECF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(f) – 1 $\rightarrow$ (destination)
Status Affected:	Z
Description:	Decrement register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

DECFSZ	Decrement f, Skip if 0		
Syntax:	[label] DECFSZ f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$		
Operation:	(f) – 1 $\rightarrow$ (destination); skip if result = 0		
Status Affected:	None		
Description:	The contents of register 'f' are decremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', then a NOP is executed instead, making it a 2-cycle instruction.		

INCFSZ	Increment f, Skip if 0		
Syntax:	[ label ] INCFSZ f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(f) + 1 $\rightarrow$ (destination), skip if result = 0		
Status Affected:	None		
Description:	None The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'. If the result is '1', the next instruction is executed. If the result is '0', a NOP is executed instead, making it a 2-cycle instruction.		

GOTO	Unconditional Branch	MOVF	Move f	
Syntax:	[ <i>label</i> ] GOTO k	Syntax:	[ <i>label</i> ] MOVF f,d	
Operands:	$0 \le k \le 2047$	Operands:	$0 \le f \le 127$	
Operation:	$k \rightarrow PC < 10:0>$ PCLATH<4:3> $\rightarrow$ PC<12:11>	Operation:	$d \in [0,1]$ (f) $\rightarrow$ (dest)	
Status Affected:	None	Status Affected:	Z	
Description:	GOTO is an unconditional branch.	Encoding:	00 1000 dfff ffff	
	The eleven-bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two-cycle instruction.	Description:	The contents of register 'f' are moved to a destination dependent upon the status of 'd'. If 'd' = 0, destination is W register. If 'd' = 1, the destination is file register 'f' itself. 'd' = 1 is useful to test a file register since status flag Z is affected.	
		Words:	1	
INCF	Increment f	Cycles:	1	
Syntax:	[ <i>label</i> ] INCF f,d	Example:	MOVF FSR, 0	
Operands:	0 < f < 127		After Instruction	

Syntax:	[ <i>label</i> ] INCF f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$		
Operation:	(f) + 1 $\rightarrow$ (destination)		
Status Affected:	Z		
Description:	The contents of register 'f' are incremented. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.		

© 2004 Microchip Technology Inc.

DS41211B-page 99

W = value in FSR register Z = 1

# PIC12F683

MOVLW	Move Literal to W				
Syntax:	[ <i>label</i> ] MOVLW k				
Operands:	$0 \le k \le 255$				
Operation:	$k \to (W)$				
Status Affected:	None				
Encoding:	11	00xx	kkkk	kkkk	
Description:	The eight-bit literal 'k' is loaded into the W register. The don't cares will assemble as '0's.				
Words:	1				
Cycles:	1				
Example:	MOVLW	0x5A			
	After Inst	ruction W =	0x5A		

IORLW	Inclusive OR Literal with W
Syntax:	[ label ] IORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .OR. $k \rightarrow$ (W)
Status Affected:	Z
Description:	The contents of the W register are OR'ed with the eight-bit literal 'k'. The result is placed in the W register.

MOVWF	Move W t	o f		
Syntax:	[label]	MOVWF	f	
Operands:	$0 \le f \le 127$	7		
Operation:	$(W) \to (f)$			
Status Affected:	None			
Encoding:	00	0000	lfff	ffff
Description:	Move data	from W re	egister to r	egister 'f'.
Words:	1			
Cycles:	1			
Example:	MOVWF	OPTION		
	V After Instru	DPTION = V = uction DPTION =	0xFF 0x4F 0x4F 0x4F	

NOP	No Oper	ation		
Syntax:	[ label ]	NOP		
Operands:	None			
Operation:	No opera	ation		
Status Affected:	None			
Encoding:	00	0000	0xx0	0000
Description:	No opera	ation.		
Words:	1			
Cycles:	1			
Example:	NOP			

IORWF	Inclusive OR W with f
Syntax:	[label] IORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	(W) .OR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Inclusive OR the W register with register 'f'. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.

RETFIE	Return fro	om Inter	rrupt	
Syntax:	[ label ]	RETFIE		
Operands:	None			
Operation:	$TOS \to PG$	$C, 1 \rightarrow C$	GIE	
Status Affected:	None			
Encoding:	00	0000	0000	1001
Description:	and Top-of PC. Interru Global Inte	-Stack ( <sup>-</sup> ipts are e rrupt En :7>). Thi	pt. Stack is   FOS) is load enabled by s able bit, GIE s is a two-cy	led in the setting
Words:	1			
Cycles:	2			
Example:	RETFIE			
		•	TOS 1	

RETLW	Return with Literal in W
Syntax:	[ <i>label</i> ] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \rightarrow (W);$ TOS $\rightarrow$ PC
Status Affected:	None
Encoding:	11 01xx kkkk kkkk
Description:	The W register is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two-cycle instruction.
Words:	1
Cycles:	2
Example:	CALL TABLE;W contains table ;offset value • ;W now has table value •
	ADDWF PC ;W = offset RETLW k1 ;Begin table RETLW k2 ; • •
	RETLW kn ; End of table
	Before Instruction
	W = 0x07
	After Instruction

W = value of k8

RLF	Rotate Left f through Carry
Syntax:	[label] RLF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \ [0,1] \end{array}$
Operation:	See description below
Status Affected:	С
Encoding:	00 1101 dfff ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is stored back in register 'f'.
Words:	1
Cycles:	1
Example:	RLF REG1,0
	Before Instruction
	<b>REG1</b> = 1110 0110
	$\mathbf{C} = 0$
	After Instruction REG1 = 1110 0110
	W = 1100 1100
	C = 1

RETURN	Return from Subroutine
Syntax:	[label] RETURN
Operands:	None
Operation:	$TOS\toPC$
Status Affected:	None
Description:	Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two-cycle instruction.

RRF	Rotate Right f through Carry
Syntax:	[label] RRF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	See description below
Status Affected:	С
Description:	The contents of register 'f' are rotated one bit to the right through the Carry flag. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed back in register 'f'.
	C Register f

# PIC12F683

#### SLEEP

Syntax:	[label] SLEEP
Operands:	None
Operation:	$\begin{array}{l} 00h \rightarrow WDT, \\ 0 \rightarrow \underline{W}DT \text{ prescaler,} \\ 1 \rightarrow \overline{TO}, \\ 0 \rightarrow PD \end{array}$
Status Affected:	TO, PD
Description:	The Power-down status bit, PD, is cleared. Time-out status bit, TO, is set. Watchdog Timer and its prescaler are cleared. The processor is put into Sleep mode with the oscillator stopped.

SWAPF	Swap Nibbles in f
Syntax:	[ label ] SWAPF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$
Status Affected:	None
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is '0', the result is placed in the W register. If 'd' is '1', the result is placed in register 'f'.

SUBLW	Subtract W from Literal
Syntax:	[ <i>label</i> ] SUBLW k
Operands:	$0 \le k \le 255$
Operation:	$k \text{ - (W)} \rightarrow (W)$
Status Affected:	C, DC, Z
Description:	The W register is subtracted (2's complement method) from the eight-bit literal 'k'. The result is placed in the W register.

SUBWF	Subtract W from f
Syntax:	[label] SUBWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(f) – (W) $\rightarrow$ (destination)
Status Affected:	C, DC, Z
Description:	Subtract (2's complement method) W register from register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

XORLW	Exclusive OR Literal with W
Syntax:	[label] XORLW k
Operands:	$0 \le k \le 255$
Operation:	(W) .XOR. $k \rightarrow (W)$
Status Affected:	Z
Description:	The contents of the W register are XOR'ed with the eight-bit literal 'k'. The result is placed in the W register.

XORWF	Exclusive OR W with f
Syntax:	[ <i>label</i> ] XORWF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$
Operation:	(W) .XOR. (f) $\rightarrow$ (destination)
Status Affected:	Z
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is '0', the result is stored in the W register. If 'd' is '1', the result is stored back in register 'f'.

# 14.0 DEVELOPMENT SUPPORT

The  ${\rm PICmicro}^{\circledast}$  microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C17 and MPLAB C18 C Compilers
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB C30 C Compiler
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
  - MPLAB dsPIC30 Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB ICE 4000 In-Circuit Emulator
- In-Circuit Debugger
- MPLAB ICD 2
- Device Programmers
  - PRO MATE® II Universal Device Programmer
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration Boards
  - PICDEM<sup>™</sup> 1 Demonstration Board
  - PICDEM.net<sup>™</sup> Demonstration Board
  - PICDEM 2 Plus Demonstration Board
  - PICDEM 3 Demonstration Board
  - PICDEM 4 Demonstration Board
  - PICDEM 17 Demonstration Board
  - PICDEM 18R Demonstration Board
  - PICDEM LIN Demonstration Board
  - PICDEM USB Demonstration Board
- Evaluation Kits
  - KEELOQ®
  - PICDEM MSC
  - microID®
  - CAN
  - PowerSmart®
  - Analog

# 14.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> based application that contains:

- An interface to debugging tools
  - simulator
  - programmer (sold separately)
  - emulator (sold separately)
  - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
  - source files (assembly or C)
  - mixed assembly and C
  - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

# 14.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

# 14.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

# 14.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 14.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, timekeeping and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high-level source debugging with the MPLAB IDE.

# 14.6 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

# 14.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

### 14.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high-speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

# 14.9 MPLAB ICE 2000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 14.10 MPLAB ICE 4000 High-Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high-speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

# 14.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers cost effective in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

# 14.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode.

# 14.13 MPLAB PM3 Device Programmer

The MPLAB PM3 is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular detachable socket assembly to support various package types. The ICSP<sup>™</sup> cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 device programmer can read, verify and program PICmicro devices without a PC connection. It can also set code protection in this mode. MPLAB PM3 connects to the host PC via an RS-232 or USB cable. MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

# 14.14 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

### 14.15 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

# 14.16 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface and a 16 x 2 LCD display. Also included is the book and CD-ROM *"TCP/IP Lean, Web Servers for Embedded Systems,"* by Jeremy Bentham

# 14.17 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18, 28 and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessary hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs and sample PIC18F452 and PIC16F877 Flash microcontrollers.

# 14.18 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

# 14.19 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8, 14 and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88, PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low-power operation with the supercapacitor circuit and jumpers allow onboard hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2 x 16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

#### 14.20 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board Flash memory. A generous prototype area is available for user hardware expansion.

#### 14.21 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/Demultiplexed and 16-bit Memory modes. The board includes 2 Mb external Flash memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

#### 14.22 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 Flash microcontroller serves as the master. All three micro-controllers are programmed with firmware to provide LIN bus communication.

### 14.23 PICkit<sup>™</sup> 1 Flash Starter Kit

A complete "development system in a box", the PICkit Flash Starter Kit includes a convenient multi-section board for programming, evaluation and development of 8/14-pin Flash PIC<sup>®</sup> microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the User's Guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB<sup>®</sup> IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin Flash PIC<sup>®</sup> Microcontrollers" Handbook and a USB interface cable. Supports all current 8/14-pin Flash PIC microcontrollers, as well as many future planned devices.

#### 14.24 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

#### 14.25 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA<sup>®</sup> development kit
- microID development and rfLab<sup>™</sup> development software
- SEEVAL<sup>®</sup> designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high-power IR driver, delta sigma ADC and flow rate sensor

Check the Microchip web page and the latest Product Selector Guide for the complete list of demonstration and evaluation kits. NOTES:

## **15.0 ELECTRICAL SPECIFICATIONS**

## Absolute Maximum Ratings<sup>(†)</sup>


Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	-0.3V to +6.5V
Voltage on MCLR with respect to Vss	0.3V to +13.5V
Voltage on all other pins with respect to Vss	0.3V to (VDD + 0.3V)
Total power dissipation <sup>(1)</sup>	
Maximum current out of Vss pin	
Maximum current into Vod pin	
Input clamp current, Iк (Vi < 0 or Vi > VDD)	± 20 mA
Output clamp current, Ioк (Vo < 0 or Vo >VDD)	± 20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by GPIO	
Maximum current sourced GPIO	

**Note 1:** Power dissipation is calculated as follows: PDIS = VDD x {IDD -  $\sum$  IOH} +  $\sum$  {(VDD - VOH) x IOH} +  $\sum$ (VOI x IOL).

**†** NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin, rather than pulling this pin directly to Vss.

## **PIC12F683**



15.1	DC Characteristics:	PIC12F683-I (Industrial)
		PIC12F683-E (Extended)

DC CHA	ARACTER	RISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for extended} \end{array}$								
Param No.	Sym	Characteristic	Min Typ† Max Units Conditions								
D001 D001C D001D	Vdd	Supply Voltage	2.0 3.0 4.5		5.5 5.5 5.5	V	Fosc < = 4 MHz Fosc < = 10 MHz Fosc < = 20 MHz				
D002	Vdr	RAM Data Retention Voltage <sup>(1)</sup>	1.5*	—	—	V	Device in Sleep mode				
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	—	Vss	_	V	See Section 12.3.1 "Power-on Reset" for details				
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05*	—	- V/ms See Section 12.3.1 "Power-on R details						
D005	VBOD	Brown-out Detect	—	2.1	—	V					

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** This is the limit to which VDD can be lowered in Sleep mode without losing RAM data.

#### 15.2 DC Characteristics: PIC12F683-I (Industrial)

DC CHA	RACTE	RISTICS		ard Ope				ss otherwise stated) +85°C for industrial	
Param	Sum	Device	Min	Turnt	Мах	Units		Conditions	
No.	Sym	Characteristics	WIIN	Тур†	wax	Units	Vdd	Note	
D010	Idd	Supply Current <sup>(1,2)</sup>	—	9	TBD	μΑ	2.0	Fosc = 32 kHz	
			—	18	TBD	μA	3.0	LP Oscillator mode	
			—	35	TBD	μA	5.0		
D011			—	110	TBD	μA	2.0	Fosc = 1 MHz	
			—	190	TBD	μA	3.0	XT Oscillator mode	
				330	TBD	μA	5.0		
D012			—	220	TBD	μA	2.0	Fosc = 4 MHz	
			—	370	TBD	μA	3.0	XT Oscillator mode	
			—	0.6	TBD	μA	5.0		
D013			—	70	TBD	μA	2.0	Fosc = 1 MHz	
				140	TBD	μA	3.0	EC Oscillator mode	
			—	260	TBD	μA	5.0		
D014			—	180	TBD	μA	2.0	Fosc = 4 MHz	
				320	TBD	μA	3.0	EC Oscillator mode	
			—	580	TBD	μA	5.0		
D015			—	10	TBD	μA	2.0	Fosc = 31 kHz	
			—	25	TBD	μA	3.0	INTRC mode	
			—	40	TBD	μA	5.0		
D016			_	340	TBD	μA	2.0	Fosc = 4 MHz	
			—	500	TBD	μA	3.0	INTOSC mode	
			—	0.8	TBD	mA	5.0	1	
D017			—	250	TBD	μA	2.0	Fosc = 4 MHz	
				375	TBD	μA	3.0	EXTRC mode	
				750	TBD	μA	5.0		
D018				3.0	TBD	mA	4.5	Fosc = 20 MHz	
			_	3.7	TBD	mA	5.0	HS Oscillator mode	

**Legend:** TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CHA	ARACTE	RISTICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial								
Param	0	Device		Tent		11		Conditions			
No.	Sym	Characteristics	Min	Тур†	Max	Units	Vdd	Note			
D020	IPD	Power-down Base	—	0.00099	TBD	N/A	2.0	WDT, BOD, Comparator, VREF			
		Current <sup>(4)</sup>	—	0.0012	TBD	N/A	3.0	and T1OSC disabled			
			—	0.0029	TBD	N/A	5.0				
D021			—	1.8	TBD	μA	2.0	WDT Current <sup>(3)</sup>			
			—	2.7	TBD	μA	3.0				
				8.4	TBD	μA	5.0				
D022			—	58	TBD	μA	3.0	BOD Current <sup>(3)</sup>			
			—	109	TBD	μA	5.0				
D023			_	18	TBD	μA	2.0	Comparator Current <sup>(3)</sup>			
				28	TBD	μA	3.0				
			—	60	TBD	μA	5.0				
D024				58	TBD	μA	2.0	CVREF Current <sup>(3)</sup>			
				85	TBD	μA	3.0				
				138	TBD	μA	5.0				
D025				7.0	TBD	μA	2.0	T1OSC Current <sup>(3)</sup>			
			_	8.6	TBD	μA	3.0				
			—	10	TBD	μΑ	5.0				
D026				1.2	TBD	nA	3.0	A/D Current <sup>(3)</sup>			
			—	0.0029	TBD	μA	5.0				

#### 15.2 DC Characteristics: PIC12F683-I (Industrial) (Continued)

**Legend:** TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- **2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- 3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

#### 15.3 DC Characteristics: PIC12F683-E (Extended)

DC CHA	ARACTER	RISTICS		ard Ope ting tem				ss otherwise stated) +125°C for extended	
Param	0	Device		<b>T</b> 4				Conditions	
No.	Sym	Characteristics	Min	Тур†	Max	Units	Vdd	Note	
D010E	Idd	Supply Current <sup>(1,2)</sup>	—	9	TBD	μA	2.0	Fosc = 32 kHz	
			_	18	TBD	μA	3.0	LP Oscillator mode	
			—	35	TBD	μA	5.0		
D011E			_	110	TBD	μA	2.0	Fosc = 1 MHz	
			_	190	TBD	μA	3.0	XT Oscillator mode	
			_	330	TBD	μA	5.0		
D012E			_	220	TBD	μA	2.0	Fosc = 4 MHz	
			_	370	TBD	μA	3.0	XT Oscillator mode	
			_	0.6	TBD	mA	5.0		
D013E			_	70	TBD	μA	2.0	Fosc = 1 MHz	
			_	140	TBD	μA	3.0	EC Oscillator mode	
			_	260	TBD	μA	5.0		
D014E			_	180	TBD	μA	2.0	Fosc = 4 MHz	
			_	320	TBD	μA	3.0	EC Oscillator mode	
			_	580	TBD	μA	5.0		
D015E			_	10	TBD	μA	2.0	Fosc = 31 kHz	
			_	25	TBD	μA	3.0	INTRC mode	
			_	40	TBD	μA	5.0	]	
D016E			_	340	TBD	μA	2.0	Fosc = 4 MHz	
			_	500	TBD	μA	3.0	INTOSC mode	
			_	0.8	TBD	mA	5.0		
D017E			_	250	TBD	μA	2.0	Fosc = 4 MHz	
			_	375	TBD	μA	3.0	EXTRC mode	
			_	750	TBD	μA	5.0		
D018E				3.0	TBD	mA	4.5	Fosc = 20 MHz	
			—	3.7	TBD	mA	5.0	HS Oscillator mode	

**Legend:** TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

3: The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral ∆ current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.

4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

DC CHA	RACTE	RISTICS		ard Opera ting tempe				otherwise stated) 25°C for extended
Param	Curra.	Device	Min	Turnt	Max	Units		Conditions
No.	Sym	Characteristics	WIIN	Тур†	wax	Units	Vdd	Note
D020E	IPD	Power-down Base	—	0.99	TBD	nA	2.0	WDT, BOD, Comparator, VREF
		Current <sup>(4)</sup>	—	1.2	TBD	nA	3.0	and T1OSC disabled
			—	2.9	TBD	nA	5.0	
D021E			—	1.8	TBD	μA	2.0	WDT Current <sup>(3)</sup>
			—	2.7	TBD	μA	3.0	
			—	8.4	TBD	μA	5.0	
D022E				58	TBD	μA	3.0	BOD Current <sup>(3)</sup>
			—	109	TBD	μA	5.0	
D023E			_	18	TBD	μA	2.0	Comparator Current <sup>(3)</sup>
			—	28	TBD	μA	3.0	
			—	60	TBD	μA	5.0	
D024E				58	TBD	μA	2.0	CVREF Current <sup>(3)</sup>
			—	85	TBD	μA	3.0	
			—	138	TBD	μA	5.0	
D025E			_	7.0	TBD	μA	2.0	T1OSC Current <sup>(3)</sup>
			—	8.6	TBD	μA	3.0	
			—	10	TBD	μA	5.0	
D026E			—	1.2	TBD	μA	3.0	A/D Current <sup>(3)</sup>
			—	0.0029	TBD	μA	5.0	

#### 15.3 DC Characteristics: PIC12F683-E (Extended) (Continued)

**Legend:** TBD = To Be Determined

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** The test conditions for all IDD measurements in active operation mode are: OSC1 = external square wave, from rail to rail; all I/O pins tri-stated, pulled to VDD; MCLR = VDD; WDT disabled.

- **2:** The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
- **3:** The peripheral current is the sum of the base IDD or IPD and the additional current consumed when this peripheral is enabled. The peripheral  $\Delta$  current can be determined by subtracting the base IDD or IPD current from this limit. Max values should be used when calculating total current consumption.
- 4: The power-down current in Sleep mode does not depend on the oscillator type. Power-down current is measured with the part in Sleep mode, with all I/O pins in high-impedance state and tied to VDD.

## 15.4 DC Characteristics:

#### PIC12F683-I (Industrial) PIC12F683-E (Extended)

DC CHA	RACT	ERISTICS	Standard Operation Operation Operation Standard Ope	-	-40°C ≤	TA ≤ +8	otherwise stated) 35°C for industrial 125°C for extended
Param No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
	VIL	Input Low Voltage					
		I/O port:					
D030		with TTL buffer	Vss	—	0.8	V	$4.5V \le VDD \le 5.5V$
D030A			Vss	—	0.15 Vdd	V	Otherwise
D031		with Schmitt Trigger buffer	Vss	—	0.2 Vdd	V	Entire range
**TBD		Ultra Low-Power	—	—	—	_	
D032		MCLR, OSC1 (RC mode)	Vss	—	0.2 Vdd	V	
D033		OSC1 (XT and LP modes) <sup>(1)</sup>	Vss	—	0.3	V	
D033A		OSC1 (HS mode) <sup>(1)</sup>	Vss	—	0.3 Vdd	V	
	Vih	Input High Voltage					
		I/O port:		—			
D040 D040A		with TTL buffer	2.0 (0.25 VDD + 0.8)	_	Vdd Vdd	V V	$4.5V \le VDD \le 5.5V$ Otherwise
D041		with Schmitt Trigger buffer	0.8 Vdd	—	Vdd	V	Entire range
TBD		Ultra Low-Power	—	—	_	_	
D042		MCLR	0.8 Vdd	—	Vdd	V	
D043		OSC1 (XT and LP modes)	1.6	—	Vdd	V	(Note 1)
D043A		OSC1 (HS mode)	0.7 Vdd	—	Vdd	V	(Note 1)
D043B		OSC1 (RC mode)	0.9 Vdd	—	Vdd	V	
D070	IPUR	GPIO Weak Pull-up Current	50*	250	400*	μΑ	VDD = 5.0V, VPIN = VSS
	lı∟	Input Leakage Current <sup>(2)</sup>					
D060		I/O port	_	± 0.1	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR <sup>(3)</sup>	—	$\pm0.1$	±5	μΑ	$VSS \leq VPIN \leq VDD$
D063		OSC1	—	± 0.1	±5	μA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and LP oscillator configuration
	Vol	Output Low Voltage					
D080		I/O port	—	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V (Ind.)
D083		OSC2/CLKOUT (RC mode)	—	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V (Ind.) IOL = 1.2 mA, VDD = 4.5V (Ext.)
	Vон	Output High Voltage					
D090		I/O port	Vdd - 0.7	—	—	V	ІОН = -3.0 mA, VDD = 4.5V (Ind.)
D092		OSC2/CLKOUT (RC mode)	Vdd - 0.7	—	_	V	ІОН = -1.3 mA, VDD = 4.5V (Ind.) ІОН = -1.0 mA, VDD = 4.5V (Ext.)

**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 10.4.1 "Using the Data EEPROM" for additional information.

#### 15.4 DC Characteristics: PIC12F683-I (Industrial) PIC12F683-E (Extended) (Continued)

DC CHAF	RACTERI	STICS		<b>d Operatin</b> g temperati	-	-40°C	unless otherwise stated) $C \le TA \le +85^{\circ}C$ for industrial $C \le TA \le +125^{\circ}C$ for extended	
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
D100	IULP	Ultra Low-Power Wake-up Current	-	200	-	nA		
		Capacitive Loading Specs on Output Pins						
D100	COSC2	OSC2 pin	-	_	15*	pF	In XT, HS and LP modes when external clock is used to drive OSC1	
D101	Сю	All I/O pins	_	—	50*	pF		
		Data EEPROM Memory						
D120	ED	Byte Endurance	100K	1M	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D120A	ED	Byte Endurance	10K	100K	_	E/W	+85°C ≤ TA ≤ +125°C	
D121	Vdrw	VDD for Read/Write	VMIN	_	5.5	V	Using EECON1 to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	_	5	6	ms		
D123	TRETD	Characteristic Retention	40	—	-	Year	Provided no other specifications are violated	
D124	Tref	Number of Total Erase/Write Cycles before Refresh <sup>(4)</sup>	1M	10M	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
		Program Flash Memory						
D130	Ер	Cell Endurance	10K	100K	_	E/W	$-40^{\circ}C \le TA \le +85^{\circ}C$	
D130A	ED	Cell Endurance	1K	10K	—	E/W	+85°C ≤ TA ≤ +125°C	
D131	Vpr	VDD for Read	VMIN	—	5.5	V	Vмın = Minimum operating voltage	
D132	VPEW	VDD for Erase/Write	4.5	—	5.5	V		
D133	TPEW	Erase/Write cycle time	_	2	2.5	ms		
D134	TRETD	Characteristic Retention	40	—	-	Year	Provided no other specifications are violated	

**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended to use an external clock in RC mode.

2: Negative current is defined as current sourced by the pin.

**3:** The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

4: See Section 10.4.1 "Using the Data EEPROM" for additional information.

#### 15.5 Timing Parameter Symbology


The timing parameter symbols have been created with one of the following formats:

#### 1. TppS2ppS


#### 2. TppS

2. 100			
т			
F	Frequency	Т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperc	ase letters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (High-impedance)	V	Valid
L	Low	Z	High-impedance

#### FIGURE 15-2: LOAD CONDITIONS



#### 15.6 AC Characteristics: PIC12F683 (Industrial, Extended)



#### TABLE 15-1: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency <sup>(1)</sup>	DC	_	37	kHz	LP Oscillator mode
			DC	_	4	MHz	XT Oscillator mode
			DC	_	20	MHz	HS Oscillator mode
			DC	_	20	MHz	EC Oscillator mode
		Oscillator Frequency <sup>(1)</sup>	5	_	37	kHz	LP Oscillator mode
			—	4	_	MHz	INTOSC mode
			DC	—	4	MHz	RC Oscillator mode
			0.1	_	4	MHz	XT Oscillator mode
			1	—	20	MHz	HS Oscillator mode
1	Tosc	External CLKIN Period <sup>(1)</sup>	27	_	_	μs	LP Oscillator mode
			50	—	—	ns	HS Oscillator mode
			50	—	—	ns	EC Oscillator mode
			250	—	—	ns	XT Oscillator mode
		Oscillator Period <sup>(1)</sup>	27	_	200	μs	LP Oscillator mode
			—	250	—	ns	INTOSC mode
			250	—	—	ns	RC Oscillator mode
			250	—	10,000	ns	XT Oscillator mode
			50	—	1,000	ns	HS Oscillator mode
2	Тсү	Instruction Cycle Time <sup>(1)</sup>	200	Тсү	DC	ns	TCY = 4/FOSC
3	TosL,	External CLKIN (OSC1) High	2*		_	μs	LP oscillator, Tosc L/H duty cycle
	TosH	External CLKIN Low	20*	—	—	ns	HS oscillator, Tosc L/H duty cycle
			100 *			ns	XT oscillator, Tosc L/H duty cycle
4	TosR,	External CLKIN Rise	—	—	50*	ns	LP oscillator
	TosF	External CLKIN Fall	—	—	25*	ns	XT oscillator
			—	—	15*	ns	HS oscillator

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** Instruction cycle period (TCY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at 'min' values with an external clock applied to OSC1 pin. When an external clock input is used, the 'max' cycle time limit is 'DC' (no clock) for all devices.

#### TABLE 15-2: PRECISION INTERNAL OSCILLATOR PARAMETERS

## Standard Operating Conditions (unless otherwise stated)

Param No.	Sym	Characteristic	Freq Tolerance	Min	Тур†	Мах	Units	Conditions
F10	Fosc	Internal Calibrated	±1%	_	8.00		MHz	VDD and Temperature (TBD)
		INTOSC Frequency <sup>(1)</sup>	±2%	—	8.00	—		$2.5V \le VDD \le 5.5V$ $0^{\circ}C \le TA \le +85^{\circ}C$
			±5%	_	8.00	—	MHz	$2.0V \le VDD \le 5.5V$ -40°C $\le$ TA $\le$ +85°C (Ind.) -40°C $\le$ TA $\le$ +125°C (Ext.)
F14	TIOSCST	Oscillator Wake-up from	—		TBD	TBD	μs	VDD = 2.0V, -40°C to +85°C
		Sleep Start-up Time*	—	_	TBD	TBD	μs	VDD = 3.0V, -40°C to +85°C
			—	_	TBD	TBD	μs	VDD = 5.0V, -40°C to +85°C


**Legend:** TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** To ensure these oscillator frequency tolerances, VDD and VSS must be capacitively decoupled as close to the device as possible. 0.1 μF and 0.01 μF values in parallel are recommended.






#### TABLE 15-3: CLKOUT AND I/O TIMING REQUIREMENTS

	<b>d Operating</b> g temperatu	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↑ to CLOUT↓		75	200	ns	(Note 1)
11	TosH2ckH	OSC1↑ to CLOUT↑		75	200	ns	(Note 1)
12	TckR	CLKOUT Rise Time		35	100	ns	(Note 1)
13	TckF	CLKOUT Fall Time		35	100	ns	(Note 1)
14	TckL2ioV	CLKOUT↓ to Port Out Valid		—	20	ns	(Note 1)
15	TioV2ckH	Port In Valid before CLKOUT↑	Tosc + 200 ns	—		ns	(Note 1)
16	TckH2iol	Port In Hold after CLKOUT↑	0	—	_	ns	(Note 1)
17	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port Out Valid	—	50	150*	ns	
				—	300	ns	
18	TosH2iol	OSC1 <sup>↑</sup> (Q2 cycle) to Port Input Invalid (I/O in hold time)	100	_	_	ns	
19	TioV2osH	Port Input Valid to OSC1↑ (I/O in setup time)	0	—	_	ns	
20	TioR	Port Output Rise Time	_	10	40	ns	
21	TioF	Port Output Fall Time	—	10	40	ns	
22	Tinp	INT pin High or Low Time	25	—	_	ns	
23	Trbp	GPIO Change INT High or Low Time	Тсү	—	_	ns	

\* These parameters are characterized but not tested.


† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated.

Note 1: Measurements are taken in RC mode where CLKOUT output is 4 x Tosc.



## FIGURE 15-5: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

#### FIGURE 15-6: BROWN-OUT DETECT TIMING AND CHARACTERISTICS



## TABLE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT DETECT REQUIREMENTS


Standard O Operating te	• •	$\begin{array}{llllllllllllllllllllllllllllllllllll$	stated)				
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TMCL	MCLR Pulse Width (low)	2 11	 18	 24	μs ms	$V_{DD} = 5V$ , $-40^{\circ}C$ to $+85^{\circ}C$ Extended temperature
31	Twdt	Watchdog Timer Time-out Period (no prescaler)	10 10	17 17	25 30	ms ms	VDD = 5V, -40°C to +85°C Extended temperature
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc	—	_	Tosc = OSC1 period
33*	TPWRT	Power-up Timer Period	28* TBD	64 TBD	132* TBD	ms ms	VDD = 5V, -40°C to +85°C Extended Temperature
34	Tioz	I/O High-impedance from MCLR Low or Watchdog Timer Reset	—	_	2.0	μs	
	Bvdd	Brown-out Detect Voltage	2.025	_	2.175	V	
35	TBOD	Brown-out Detect Pulse Width	100*	—		μs	VDD ≤ BVDD (D005)
36	TR	Brown-out Detect Response Time	_	—	1	μs	
37	Trd	Brown-out Detect Retriggerable Delay Time	5	10	15	μs	

Legend: TBD = To Be Determined

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 15-7: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




#### TABLE 15-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

	rd Operating	g Conditions (unles ure $-40^{\circ}C \le TA \le$						
Param No.	Sym	Chara	cteristic	Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse	No Prescaler	0.5 Tcy + 20		—	ns	
		Width	With Prescaler	10		_	ns	
41*	Tt0L T0CKI Low Pulse Width		No Prescaler	0.5 TCY + 20		—	ns	
			With Prescaler	10	_	—	ns	
42*	Tt0P	T0CKI Period		Greater of: 20 or <u>Tcy + 40</u> N		—	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, No Prescaler	0.5 TCY + 20	—	—	ns	
		Synchronous, with Prescaler	15	_	—	ns		
			Asynchronous	30		—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, No Prescaler	0.5 TCY + 20	_	—	ns	
			Synchronous, with Prescaler	15	_	—	ns	
			Asynchronous	30	_	_	ns	
47*	Tt1P	T1CKI Input Period	Synchronous	Greater of: 30 or <u>Tcy + 40</u> N	_	_	ns	N = prescale value $(1, 2, 4, 8)$
			Asynchronous	60		—	ns	
	Ft1	Timer1 Oscillator Inpu (oscillator enabled by	ut Frequency Range setting bit T1OSCEN)	DC	_	200*	kHz	
48	TCKEZtmr1	Delay from External Increment	Clock Edge to Timer	2 Tosc*	_	7 Tosc*		

These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





#### TABLE 15-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP)

Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$											
Param No.	Symbol	Characteris	tic	Min	Тур†	Max	Units	Conditions			
50*	TccL	CCP1 Input Low Time	No Prescaler	0.5 Tcy + 20	—		ns				
			With Prescaler	20	—	_	ns				
51*	TccH	CCP1 Input High Time	No Prescaler	0.5 TCY + 20	_	_	ns				
			With Prescaler	20	—	_	ns				
52*	TccP	CCP1 Input Period		<u>3 Tcy + 40</u> N	—	_	ns	N = prescale value (1, 4 or 16)			
53*	TccR	CCP1 Output Rise Time		—	25	50	ns				
54*	TccF	CCP1 Output Fall Time		—	25	45	ns				

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 15-7: **COMPARATOR SPECIFICATIONS**

#### Standard Operating Conditions (unless otherwise stated)

Operating temperature  $-40^{\circ}C < TA < +125^{\circ}C$ 

oporaning						
Sym	Characteristics	Min	Тур	Max	Units	Comments
Vos	Input Offset Voltage	—	± 5.0	± 10	mV	
Vсм	Input Common Mode Voltage	0		Vdd - 1.5	V	
CMRR	Common Mode Rejection Ratio	+55*	_		db	
Trt	Response Time <sup>(1)</sup>	—	150	400*	ns	
Тмс2coV	Comparator Mode Change to Output Valid	—	—	10*	μs	

\* These parameters are characterized but not tested.

Note 1: Response time measured with one comparator input at (VDD - 1.5)/2 while the other input transitions from Vss to VDD - 1.5V.

#### **TABLE 15-8:** COMPARATOR VOLTAGE REFERENCE SPECIFICATIONS

Voltage Reference Specifications			Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +125^{\circ}C$							
Sym.	Characteristics	Min	Тур	Max	Units	Comments				
	Resolution		VDD/24*	_	LSb	Low Range (VRR = 1)				
		—	VDD/32	—	LSb	High Range (VRR = 0)				
	Absolute Accuracy	_		± 1/4*	LSb	Low Range (VRR = 1)				
		—	—	± 1/2*	LSb	High Range (VRR = 0)				
	Unit Resistor Value (R)	_	2k*	_	Ω					
	Settling Time <sup>(1)</sup>	_	—	10*	μs					

These parameters are characterized but not tested.

**Note 1:** Settling time measured while VRR = 1 and VR<3:0> transitions from '0000' to '1111'.


#### TABLE 15-9: PIC12F683 A/D CONVERTER CHARACTERISTICS

Standar Operatin	-	ating Conditions (unleaderature -40°C ≤ TA ≤					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
A01	Nr	Resolution			10	bit	
A02	Eabs	Total Absolute Error* <sup>(1)</sup>	_	—	±1	LSb	VREF = 5.0V
A03	EIL	Integral Error		—	±1	LSb	VREF = 5.0V
A04	Edl	Differential Error	_	—	±1	LSb	No missing codes to 10 bits VREF = 5.0V
A05	Efs	Full-scale Range	2.2*	—	5.5*	V	
A06	EOFF	Offset Error	_		±1	LSb	VREF = 5.0V
A07	Egn	Gain Error	_		±1	LSb	VREF = 5.0V
A10	—	Monotonicity		guaranteed <sup>(2)</sup>	_	—	$VSS \le VAIN \le VREF+$
A20 A20A	Vref	Reference Voltage	2.2 2.5	—	VDD + 0.3 VDD + 0.3		$0^{\circ}C \le TA \le +125^{\circ}C$ Absolute limits to ensure 10-bit accuracy
A25	VAIN	Analog Input Voltage	Vss		Vref	V	
A30	ZAIN	Recommended Impedance of Analog Voltage Source	—	_	10	KΩ	
A50	IREF	VREF Input Current* <sup>(3)</sup>	10		1000	μA	During VAIN acquisition. Based on differential of VHOLD to VAIN.
				—	10	μΑ	During A/D conversion cycle.

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

- Note 1: Total Absolute Error includes integral, differential, offset and gain errors.
  - 2: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.
  - 3: VREF current is from external VREF or VDD pin, whichever is selected as reference input.
  - 4: When A/D is off, it will not consume any current other than leakage current. The power-down current specification includes any such leakage from the A/D module.



#### FIGURE 15-9: PIC12F683 A/D CONVERSION TIMING (NORMAL MODE)

#### TABLE 15-10: PIC12F683 A/D CONVERSION REQUIREMENTS


Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Clock Period	1.6	—	—	μs	Tosc based, VREF $\ge 3.0V$
			3.0*	—	—	μs	Tosc based, VREF full range
130	Tad	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μs	At VDD = 5.0V
131	TCNV	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	_	11	—	TAD	Set GO bit to new data in A/D Result register
132	TACQ	Acquisition Time		11.5	—	μs	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start		Tosc/2		-	If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

\* These parameters are characterized but not tested.

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRESH and ADRESL registers may be read on the following TCY cycle.

2: See Table 9-1 for minimum conditions.



#### **FIGURE 15-10:** PIC12F683 A/D CONVERSION TIMING (SLEEP MODE)

#### TABLE 15-11: PIC12F683 A/D CONVERSION REQUIREMENTS (SLEEP MODE)

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
130	TAD	A/D Internal RC Oscillator Period	3.0*	6.0	9.0*	μs	ADCS<1:0> = 11 (RC mode) At VDD = 2.5V
			2.0*	4.0	6.0*	μs	At VDD = 5.0V
131	Tcnv	Conversion Time (not including Acquisition Time) <sup>(1)</sup>	—	11		Tad	
132	TACQ	Acquisition Time	(2)	11.5		μs	
			5*	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1 LSb (i.e., 4.1 mV @ 4.096V) from the last sampled voltage (as stored on CHOLD).
134	TGO	Q4 to A/D Clock Start	_	Tosc/2 + Tcy	_		If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

~ . . ... ..... ....

> These parameters are characterized but not tested. \*

† Data in 'Typ' column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

**Note 1:** ADRES register may be read on the following TCY cycle.

2: See Table 9-1 for minimum conditions.

NOTES:

## 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

Graphs and Tables are not available at this time.

NOTES:

#### **17.0 PACKAGING INFORMATION**

#### 17.1 Package Marking Information


8-Lead PDIP (Skinny DIP)



8-Lead SOIC



#### 8-Lead DFN-S



12F683-I /P017 \_\_\_\_\_\_\_0415

#### Example

Example



#### Example




Legend	: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters er specific information.


\* Standard PICmicro device marking consists of Microchip part number, year code, week code and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

#### 17.2 **Package Details**

The following sections give the technical details of the packages.

### 8-Lead Plastic Dual In-line (P) – 300 mil Body (PDIP)






	Units		INCHES*		MILLIMETERS			
Dimensi	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	.360	.373	.385	9.14	9.46	9.78	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing	§ eB	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


\* Controlling Parameter § Significant Characteristic


Notes:


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-001 Drawing No. C04-018

## 8-Lead Plastic Small Outline (SN) – Narrow, 150 mil Body (SOIC)










	Units		INCHES*		MILLIMETERS			
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.050			1.27		
Overall Height	Α	.053	.061	.069	1.35	1.55	1.75	
Molded Package Thickness	A2	.052	.056	.061	1.32	1.42	1.55	
Standoff §	A1	.004	.007	.010	0.10	0.18	0.25	
Overall Width	Е	.228	.237	.244	5.79	6.02	6.20	
Molded Package Width	E1	.146	.154	.157	3.71	3.91	3.99	
Overall Length	D	.189	.193	.197	4.80	4.90	5.00	
Chamfer Distance	h	.010	.015	.020	0.25	0.38	0.51	
Foot Length	L	.019	.025	.030	0.48	0.62	0.76	
Foot Angle	φ	0	4	8	0	4	8	
Lead Thickness	С	.008	.009	.010	0.20	0.23	0.25	
Lead Width	В	.013	.017	.020	0.33	0.42	0.51	
Mold Draft Angle Top	α	0	12	15	0	12	15	
Mold Draft Angle Bottom	β	0	12	15	0	12	15	


\* Controlling Parameter § Significant Characteristic


Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-012 Drawing No. C04-057

8-Lead Plastic Dual Flat No Lead Package (MF) 6x5 mm Body (DFN-S) – Punch Singulated







D2

	Units		INCHES		MILLIMETERS*		
Dimension Limi	ts	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		8			8	
Pitch	р		.050 BSC		1.27 BSC		
Overall Height	Α		.033	.039		0.85	1.00
Molded Package Thickness	A2		.026	.031		0.65	0.80
Standoff	A1	.000	.0004	.002	0.00	0.01	0.05
Base Thickness	A3		.008 REF.		0.20 REF.		
Overall Length	E		.194 BSC		4.92 BSC		
Molded Package Length	E1		.184 BSC 4.67 BSC				
Exposed Pad Length	E2	.152	.158	.163	3.85	4.00	4.15
Overall Width	D		.236 BSC		5.99 BSC		
Molded Package Width	D1		.226 BSC		5.74 BSC		
Exposed Pad Width	D2	.085	.091	.097	2.16	2.31	2.46
Lead Width	В	.014	.016	.019	0.35	0.40	0.47
Lead Length	L	.020	.024	.030	0.50	0.60	0.75
Tie Bar Width	R		.014			.356	
Mold Draft Angle Top	α			12°			12°

\*Controlling Parameter

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC equivalent: Pending

Drawing No. C04-113

#### APPENDIX A: DATA SHEET REVISION HISTORY

#### **Revision A**

This is a new data sheet.

#### **Revision B**

Rewrites of the Oscillator and Special Features of the CPU sections. General corrections to Figures and formatting.

## APPENDIX B: MIGRATING FROM OTHER PICmicro® DEVICES

This discusses some of the issues in migrating from other PICmicro devices to the PIC12F6XX family of devices.

#### B.1 PIC12F675 to PIC12F683

#### TABLE B-1: FEATURE COMPARISON

Feature	PIC12F675	PIC12F683
Max Operating Speed	20 MHz	20 MHz
Max Program Mem- ory (Words)	1024	2048
SRAM (Bytes)	64	128
A/D Resolution	10-bit	10-bit
Data EEPROM (Bytes)	128	256
Timers (8/16-bit)	1/1	2/1
Oscillator Modes	8	8
Brown-out Detect	Y	Y
Internal Pull-ups	GP0/1/2/4/5	GP <u>0/1/2/4</u> /5, MCLR
Interrupt-on-change	GP0/1/2/3/4/5	GP0/1/2/3/4/5
Comparators	1	1
CCP	N	Y
Ultra Low-Power Wake-up	N	Y
Extended WDT	N	Y
Software Control Option of WDT/BOD	N	Y
INTOSC Frequencies	4 MHz	32 kHz-8 MHz
Clock Switching	Ν	Y

**Note:** This device has been designed to perform to the parameters of its data sheet. It has been tested to an electrical specification designed to determine its conformance with these parameters. Due to process differences in the manufacture of this device, this device may have different performance characteristics than its earlier version. These differences may cause this device to perform differently in your application than the earlier version of this device. NOTES:

## INDEX

Α	
A/D	
Acquisition Requirements	
Associated Registers	
Calculating Acquisition Time	
Channel Selection	
Configuration and Operation	
Configuring	60
Configuring Interrupt	60
Conversion Clock	55
Conversion Output	57
Conversion Requirements	
Conversion Requirements (Sleep Mode)	129
Converter Characteristics	127
Effects of a Reset	
Internal Sampling Switch (Rss) Impedance	61
Operation During Sleep	62
Reference Voltage (VREF)	
Source Impedance	61
Starting a Conversion	
Absolute Maximum Ratings	109
AC Characteristics	
Industrial and Extended	
Analog Input Connection Considerations	
Analog-to-Digital Converter. See A/D.	
Assembler	
MPASM Assembler	103

#### В

D	
Block Diagrams	
A/D5	55
Analog Input Model 48, 6	
Capture Mode Operation7	
Ceramic Resonator Operation2	
Comparator Output5	
Comparator Voltage Reference (CVREF) 5	52
Compare7	
Fail-Safe Clock Monitor (FSCM) 2	27
GP0 Pin	34
GP1 Pin3	35
GP2 Pin	35
GP3 Pin	36
GP4 Pin3	36
GP5 Pin	
In-Circuit Serial Programming Connection9	93
Interrupt Logic8	
On-Chip Reset Circuit7	
PIC12F683	
PIC12F683 Clock Source1	
Recommended MCLR Circuit7	
Simplified PWM Mode7	'2
Timer14	1
Timer24	16
TMR0/WDT Prescaler3	-
Watchdog Timer (WDT)8	39
Brown-out Detect (BOD) 8	30
Associated Registers 8	31
Calibration8	30
С	
C Compilers	
MPLAB C17 10	)4
MPLAB C18 10	

	104
Calibration Bits	77
Capture Module. See Capture/Compare/PWM (CCP)	
Capture/Compare/PWM (CCP)	69
Associated Registers	74
Associated Registers with Capture,	
Compare and Timer1	71
Capture Mode	70
Prescaler	70
CCP1 Pin Configuration	70
Compare	
Special Trigger Output of CCP1	71
Compare Mode	71
CCP1 Pin Configuration	71
Software Interrupt Mode	71
Special Event Trigger	71
Timer1 Mode Selection	
PWM Mode	72
Duty Cycle	73
Example Frequencies/Resolutions	73
PWM Period	72
Setup	73
TMR2 to PR2 Match	45
Special Event Trigger and A/D Conversions	71
Timer Resources	
Capture/Compare/PWM (CCP) Requirements	125
CCP. See Capture/Compare/PWM (CCP).	
CLKOUT and I/O Timing Requirements	121
Clock Sources	19
Associated Registers	29
Code Examples	
A/D Conversion	60
Changing Between Capture Prescalers	
	70
Changing Prescaler from Timer0 to WDT	70 40
	70 40 40
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read	70 40 40 67
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write	70 40 40 67 67
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing	70 40 40 67 67 17
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write	70 40 67 67 17 31
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO	70 40 67 67 17 31 88
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM	70 40 67 67 67 17 31 88 34
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization	70 40 67 67 17 31 88 34 67
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify	70 40 67 67 17 31 88 34 67 92
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection	70 40 67 17 31 88 34 34 92 47
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers	70 40 40 67 67 31 31 34 34 92 47 54 
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation Operation During Sleep	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation Operation During Sleep Outputs	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation During Sleep Outputs Response Time	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation During Sleep Outputs Response Time Specifications	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation Operation During Sleep Outputs Response Time Specifications Synchronizing COUT w/Timer1	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation Operation During Sleep Outputs Response Time Specifications Synchronizing COUT w/Timer1 Comparator Voltage Reference (CVREF)	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation During Sleep Outputs Response Time Specifications Synchronizing COUT w/Timer1 Comparator Voltage Reference (CVREF) Accuracy/Error	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation Operation During Sleep Outputs Response Time Specifications Synchronizing COUT w/Timer1 Comparator Voltage Reference (CVREF) Accuracy/Error Associated Registers	
Changing Prescaler from Timer0 to WDT Changing Prescaler from WDT to Timer0 Data EEPROM Read Data EEPROM Write Indirect Addressing Initializing GPIO Saving Status and W Registers in RAM Ultra Low-Power Wake-up Initialization Write Verify Code Protection Comparator Associated Registers Configurations COUT as T1 Gate Effects of a Reset I/O Operating Modes Interrupts Operation During Sleep Outputs Response Time Specifications Synchronizing COUT w/Timer1 Comparator Voltage Reference (CVREF) Associated Registers Configuring	

## **PIC12F683**

Compare Module. See Capture/Compare/PWM (CC Configuration Bits CPU Features	
D	
Data EEPROM Memory	
Associated Registers	68
Code Protection	
Data Memory Organization	7
Map of the PIC12F683	
DC and AC	
Characteristics Graphs and Tables	131
DC Characteristics	
Extended	114
Industrial	112
Industrial and Extended	111, 116
Demonstration Boards	
PICDEM 1	106
PICDEM 17	107
PICDEM 18R	107
PICDEM 2 Plus	106
PICDEM 3	106
PICDEM 4	106
PICDEM LIN	107
PICDEM USB	107
PICDEM.net Internet/Ethernet	106
Development Support	103
Device Overview	

#### Ε

EECON1 and EECON2 (EEPROM Control) Registers 66
EEPROM Data Memory
Avoiding Spurious Write68
Reading67
Write Verify67
Writing67
Electrical Specifications
Errata
Evaluation and Programming Tools
External Clock Timing Requirements119

## F

Fail-Safe Clock Monitor	27
Fail-Safe Condition Clearing	27
Reset or Wake-up from Sleep	28
Firmware Instructions	95
Fuses. See Configuration Bits.	

## G

General Purpose Register File	7
GPIO	
Additional Pin Functions	
Interrupt-on-change	
Ultra Low-Power Wake-up	
Weak Pull-up	
and the TRISIO Registers	
Associated Registers	
GP0	
GP1	
GP2	
GP3	
GP4	
GP5	
Pin Descriptions and Diagrams	

#### L

ID Locations	92
In-Circuit Debugger	
In-Circuit Serial Programming (ICSP)	
Indirect Addressing, INDF and FSR Registers	
Instruction Format	
Instruction Set	
ADDLW	
ADDUF	-
ADDW	
ANDEW ANDER AND	-
BCF	-
BSF	
BTFSC	-
BTFSCBTFSS	
CALL	
CALLCLRF	
CLRW	
CLRWDT	
COMF	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ	
IORLW	
IORWF	100
MOVF	. 99
MOVLW	100
MOVWF	100
NOP	100
RETFIE	100
RETLW	
RETURN	
RLF	-
RRF	-
SLEEP	
SUBLW	-
SUBWF	
SWAPF	
XORLW	-
XORWF	
Summary Table Internal Sampling Switch (Rss) Impedance	
Interrupts	
A/D	
Associated Registers	
Capture	
Comparator	
Compare	
Context Saving	
Data EEPROM Memory Write	. 66
GP2/INT	
GPIO Interrupt-on-change	
Interrupt-on-change	. 33
TMR0	
TMR2 to PR2 Match (PWM)	. 45
L	
Load Conditions	118

## Μ

MCLR	79
Internal	79
Memory Organization	
Data EEPROM Memory	65
Migrating from other PICmicro Devices	137
MPLAB ASM30 Assembler, Linker, Librarian	104
MPLAB ICD 2 In-Circuit Debugger	105
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	105
MPLAB ICE 4000 High-Performance Universal	
In-Circuit Emulator	105
MPLAB Integrated Development Environment	
Software	103
MPLAB PM3 Device Programmer	105
MPLINK Object Linker/MPLIB Object Librarian	104
0	

Opcode Field Descriptions	95
Oscillator Switching	
Fail-Safe Clock Monitor	27
Two-Speed Clock Start-up	25

### Ρ

Packaging
Details
Marking 133
PCL and PCLATH17
Computed GOTO 17
Stack 17
PCON (Power Control) Register 81
PICkit 1 Flash Starter Kit 107
PICSTART Plus Development Programmer 106
Pin Diagram2
Pinout Descriptions
PIC12F6836
PORTC
Associated Registers 29
Power-Down Mode (Sleep)
Wake-up91
Using Interrupts91
Power-On Reset (POR)
Power-up Timer (PWRT)79
Precision Internal Oscillator Parameters
Precision Internal Oscillator Parameters

## R

Read-Modify-Write Operations	95
Registers	
ADCON0 (A/D Control)	58
ANSEL (Analog Select)	59
CALIB (Calibration Word)	77
CCP1CON (CCP Control 1)	69
CCPR1H	
CCPR1L	69
CMCON0 (Comparator Control 0)	47

CMCON1 (Comparator Control 1) 50
CONFIG (Configuration Word)
EEADR (EEPROM Address) 65
EECON1 (EEPROM Control) 66
EEDAT (EEPROM Data) 65
GPIO (General Purpose I/O) 31
INTCON (Interrupt Control) 13
IOC (Interrupt-on-change GPIO)
OPTION_REG (Option) 12
OSCCON (Oscillator Control) 28
PCON (Power Control) 16
PIE1 (Peripheral Interrupt Enable 1) 14
PIR1 (Peripheral Interrupt Request 1) 15
Reset Values 83
Reset Values (Special Registers)
Status 11
T1CON (Timer1 Control) 43
T2CON (Timer2 Control) 45
TRISIO (GPIO Tri-State) 32
VRCON (Voltage Reference Control)53
WDTCON (Watchdog Timer Control) 90
WPU (Weak Pull-up) 32
Reset, Watchdog Timer, Oscillator Start-up Timer, Power-up
Timer and Brown-out Detect Requirements 123
Resets
Brown-out Detect (BOD)78
MCLR Reset, Normal Operation
MCLR Reset, Sleep78
Power-on Reset (POR)78
WDT Reset, Normal Operation78
WDT Reset, Sleep78
Revision History 137

## S

Software Simulator (MPLAB SIM)	104
Software Simulator (MPLAB SIM30)	104
Special Function Registers	8

## Т

Time-out Sequence	
Timer0	
Associated Registers	
External Clock	40
Interrupt	39
Operation	39
Т0СКІ	
Timer0 and Timer1 External Clock Requirements	124
Timer1	
Associated Registers	44
Asynchronous Counter Mode	44
Reading and Writing	
Gate	
Inverting Gate	42
Selecting Source	
Interrupt	
Interrupt	42
Modes of Operations	
Operation During Sleep	
Oscillator	
Prescaler	
Timer1 Gate	
Selecting Source	51
Synchronizing COUT w/Timer1	
TMR1H Register	
TMR1L Register	
	41

Timer2
Associated Registers 46
Interrupt46
Operation45
Postscaler45
PR2 Register45
Prescaler45
TMR2 Register45
TMR2 to PR2 Match Interrupt45
Timing Diagrams
A/D Conversion (Normal Mode) 128
A/D Conversion (Sleep Mode)129
Brown-out Detect (BOD) 122
Brown-out Detect Situations80
Capture/Compare/PWM (CCP)125
CLKOUT and I/O121
External Clock119
Fail-Safe Clock Monitor (FSCM)27
INT Pin Interrupt87
PWM Output72
Reset, Watchdog Timer, Oscillator Start-up Timer and
Power-up Timer122
Single Comparator48
Time-out Sequence on Power-up (Delayed MCLR) 82
Time-out Sequence on Power-up (MCLR with VDD)82
Timer0 and Timer1 External Clock124
Timer1 Incrementing Edge42
Two Speed Start-up26
Wake-up from Sleep Through Interrupt
Timing Parameter Symbology118
Two-Speed Clock Start-up Mode25

## U

Ultra Low-Power Wake-up33
---------------------------

#### ۷

Voltage Reference. See Comparator Voltage Reference (CVREF). VREF. See A/D Reference Voltage.

#### W

Watchdog Timer (WDT)	89
Associated Registers	90
Control	89
Oscillator	89
WWW, On-Line Support	3

#### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape<sup>®</sup> or Microsoft<sup>®</sup> Internet Explorer. Files are also available for FTP download from our FTP site.

#### Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

#### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

# SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada and

1-480-792-7302 for the rest of the world.

042003

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	n: Name	
	Company	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appl	ication (optional):	
Wou	ld you like a reply? <u>Y</u>	
Devi	ce: PIC12F683	Literature Number: DS41211B
Ques	stions:	
1. \	What are the best features of this do	ocument?
2. H	How does this document meet your	hardware and software development needs?
_		
_		
3. I	Do you find the organization of this o	document easy to follow? If not, why?
-		
-		
4. \	What additions to the document do	you think would enhance the structure and subject?
-		
5. \	What deletions from the document o	ould be made without affecting the overall usefulness?
-		
- -	a thora any incorrect or micloading	information (what and whata)?
6. I	s there any incorrect or misleading	momation (what and where)?
-		
- 7. ł	How would you improve this docume	ent?
	, ,	
-		
-		

## **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	X /XX     Temperature Package	XXX Pattern	Examples: a) PIC12F683-E/P 301 = Extended Temp., PDIP
Device	Range	allern	<ul> <li>a) PIC12F683-E/P 301 = Extended Temp., PDIP package, 20 MHz, QTP pattern #301</li> <li>b) PIC12F683-I/SO = Industrial Temp., SOIC package, 20 MHz</li> </ul>
Device	PIC12F683: Standard VDD rang PIC12F683T: (Tape and Reel)	je	
Temperature Range	$I = -40^{\circ}C \text{ to } +85^{\circ}C$ $E = -40^{\circ}C \text{ to } +125^{\circ}C$		
Package	P = PDIP SN = SOIC (Gull wing, 1 MF = DFN-S	150 mil body)	
Pattern	3-Digit Pattern Code for QTP (bl	ank otherwise)	
L			

\* JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.



## WORLDWIDE SALES AND SERVICE

#### AMERICAS

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627

Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

#### Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

#### Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

#### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

#### Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

San Jose 1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444 Fax: 650-961-0286

Toronto 6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Australia Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

#### China - Beijing

Unit 706B Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

#### China - Fuzhou

Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

#### China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

#### China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

#### China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033. China Tel: 86-755-82901380 Fax: 86-755-8295-1393 China - Shunde

Room 401, Hongjian Building, No. 2 Fengxiangnan Road, Ronggui Town, Shunde District, Foshan City, Guangdong 528303, China Tel: 86-757-28395507 Fax: 86-757-28395571 China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205

India **Divyasree Chambers** 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-22290061 Fax: 91-80-22290062 Japan Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122

#### Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803 Taiwan Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

#### EUROPE

Austria Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark **Regus Business Centre** Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45-4420-9895 Fax: 45-4420-9910 France Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany

#### Steinheilstrasse 10

D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Italy

Via Quasimodo, 12

20025 Legnano (MI) Milan, Italy

Tel: 39-0331-742611 Fax: 39-0331-466781

#### Netherlands

P. A. De Biesbosch 14 NL-5152 SC Drunen, Netherlands Tel: 31-416-690399 Fax: 31-416-690340 United Kingdom 505 Eskdale Road Winnersh Triangle

Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

02/17/04