

# **TDA9109/S**

**PRELIMINARY DATA**

## LOW-COST DEFLECTION PROCESSOR FOR MULTISYNC MONITORS

#### **HORIZONTAL**

- **B. SELF-ADAPTATIVE**
- **DUAL PLL CONCEPT**
- 150kHz MAXIMUM FREQUENCY ■ DUAL PLL CONCEPT<br>■ 150kHz MAXIMUM FREQUE<br>■ X-RAY PROTECTION INPUT
- 
- $\begin{bmatrix} 1 \\ 1 \\ 1 \end{bmatrix}$ <sup>2</sup>C CONTROLS : HORIZONTAL DUTY-CYCLE, H-POSITION, FREE RUNNING FREQUENCY, FREQUENCY GENERATOR FOR BURN-IN MODE

#### **VERTICAL**

- **VERTICAL**<br>■ VERTICAL RAMP GENERATOR ■ VERTICAL<br>■ VERTICAL RAMP GENE<br>■ 50 TO 185Hz AGC LOOP
- 
- VERTICAL RAMP GENERATOR<br>■ 50 TO 185Hz AGC LOOP<br>■ GEOMETRY TRACKING WITH VPOS & VAMP
- $\begin{array}{c} \blacksquare \stackrel{B}{\cdots} \\ \blacksquare \end{array}$ <sup>2</sup>C CONTROLS : VAMP, VPOS, S-CORR, C-CORR
- **DC BREATHING COMPENSATION**

- **I<sup>2</sup>C GEOMETRY CORRECTIONS<br>■ VERTICAL PARABOLA GENERATOR** (Pin Cushion - E/W, Keystone, Corner) ■ VERTICAL PARABOLA GENERA<br>(Pin Cushion - E/W, Keystone, Co<br>■ HORIZONTAL DYNAMIC PHASE
- (Side Pin Balance & Parallelogram) ■ HORIZONTAL DYNAMIC PHA<br>(Side Pin Balance & Parallelog)<br>■ VERTICAL DYNAMIC FOCUS
- (Vertical Focus Amplitude)

#### **GENERAL**

- SYNC PROCESSOR
- 12V SUPPLY VOLTAGE
- 8V REFERENCE VOLTAGE
- **E. HOR. & VERT. LOCK/UNLOCK OUTPUTS** ■ 8V REFERENCE VOLTAGE<br>■ HOR. & VERT. LOCK/UNLOCK<br>■ READ/WRITE I<sup>2</sup>C INTERFACE
- 
- HOR. & VERT. LOCK/UNLOCK OUTPU<br>■ READ/WRITE I<sup>2</sup>C INTERFACE<br>■ HORIZONTAL AND VERTICAL MOIRE
- READ/WRITE I<sup>^</sup><br>■ HORIZONTAL AN<br>■ B+ REGULATOR
	- INTERNAL PWM GENERATOR FOR B+ CURRENT MODE STEP-UP CONVERTER
	- SOFT START
	- I<sup>2</sup>C ADJUSTABLE B+ REFERENCE VOLTAGE
	- OUTPUT PULSES SYNCHRONIZED ON HORIZONTAL FREQUENCY
	- INTERNAL MAXIMUM CURRENT LIMITATION

**SHRINK32** (Plastic Package) **ORDER CODE :** TDA9109/S

- . COMPARED WITH THE TDA9109, THE TDA9109/S HAS :
	- CORNER CORRECTION,
	- HORIZONTAL MOIRÉ,
	- B+ SOFT START,
	- INCREASED MAX. VERTICAL FREQUENCY,
	- NO HORIZONTAL FOCUS,
	- NO STEP DOWN OPTION FOR DC/DC CON-VERTER.

#### **DESCRIPTION**

The TDA9109/S is a monolithic integrated circuit assembled in 32-pin shrink dual in line plastic package. This IC controls all the functions related to the horizontal and vertical deflection in multimode or multi-frequency computer display monitors.

The internal sync processor, combined with the very powerful geometry correction block make the TDA9109/S suitable for very high performance monitors, using very few external components.

The horizontal jitter level is very low. It is particularly well suited for high-end 15" and 17" monitors.

Combined with the ST7275 Microcontroller family, TDA9206 (Video preamplifier) and STV942x (On-Screen Display controller) the TDA9109/S allows fully I<sup>2</sup>C bus controlled computer display monitors to be built with a reduced number of external components.

June 1998

This is advance information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

### **TDA9109/S**

#### **PIN CONNECTIONS**



 $\sqrt{27}$ 

### **PIN CONNECTIONS**

 $\sqrt{27}$ 



9109S-01.TBL

### **QUICK REFERENCE DATA**



 $\sqrt{M}$ 

#### **BLOCK DIAGRAM**

 $\sqrt{27}$ 



5/30

#### **ABSOLUTE MAXIMUM RATINGS**



#### **THERMAL DATA**



### **SYNC PROCESSOR**

### **Operating Conditions** ( $V_{DD} = 5V$ ,  $T_{amb} = 25^{\circ}C$ )



### **Electrical Characteristics** ( $V_{DD} = 5V$ ,  $T_{amb} = 25^{\circ}C$ )



**Note 1 :** T<sub>H</sub> is the horizontal period.

### **I** 2 **C READ/WRITE** (see Note 2) **Electrical Characteristics** ( $V_{DD} = 5V$ ,  $T_{amb} = 25^{\circ}C$ )



Note 2 : See also I<sup>2</sup>C Table Control and I<sup>2</sup>C Sub Address Control.

9109S-03.TBL

#### **HORIZONTAL SECTION Operating Conditions**



**Notes :** 3. This delay is mandatory to avoid a wrong detection of polarity change in the case of a composite sync.

4. See Figure 10 for explanation of reference phase.

5. These parameters are not tested on each unit. They are measured during our internal qualification.



9109S-05.TBL

#### **HORIZONTAL SECTION** (continued) **Electrical Characteristics** ( $V_{CC} = 12V$ ,  $T_{amb} = 25^{\circ}C$ ) (continued)





VERTICAL DYNAMIC FOCUS FUNCTION (positive parabola)



**Notes :** 5. These parameters are not tested on each unit. They are measured during our internal qualification.

6. Duty Cycle is the ratio between the output transistor OFF time and the period. The power transistor is controlled OFF when the output transistor is OFF.

 $\sqrt{1}$ 

7. Initial Condition for Safe Operation Start Up

8. See Figure 14.

9. S and C correction are inhibited so the output sawtooth has a linear shape.

#### **VERTICAL SECTION Operating Conditions**



### **Electrical Characteristics** ( $V_{CC} = 12V$ ,  $T_{amb} = 25^{\circ}C$ )



**Notes :** 5. These parameters are not tested on each unit. They are measured during our internal qualification.

10. With Register 07 at Byte x0xxxxxx (S correction is inhibited) and with Register 08 at Byte x0xxxxxx (C correction is inhibited), the sawtooth has a linear shape.

11. This is the frequency range for which the vertical oscillator will automatically synchronize, using a single capacitor value on Pin 22 and with a constant ramp amplitude. 12. TV is the vertical period.

 $\sqrt{27}$ 

9109S-05.TBL

### **VERTICAL SECTION** (continued)

**Electrical Characteristics** ( $V_{CC} = 12V$ ,  $T_{amb} = 25^{\circ}C$ ) (continued)



**Notes :** 10. With Register 07 at Byte x0xxxxxx (S correction is inhibited) and with Register 08 at Byte x0xxxxxx (C correction is inhibited), the sawtooth has a linear shape.

13. These parameters are not tested on each unit. They are measured during our internal qualification.<br>14. T<sub>H</sub> is the horizontal period.

15. When not used the DC breathing control pin must be connected to 12V.



9109S-05.TBL

9109S-05.TBL

#### **B+ SECTION Operating Conditions**



### **Electrical Characteristics** ( $V_{CC} = 12V$ ,  $T_{amb} = 25^{\circ}C$ )



Notes: 13. These parameters are not tested on each unit. They are measured during our internal qualification.<br>16. These parameters are not tested on each unit. They are measured during our internal qualification procedure 17. The external power transistor is OFF during about 400ns.

#### **Figure 1 :** Vertical Dynamic Focus Function



**Figure 3 :** Dynamic Horizontal Phase Control **Output** 



#### **Figure 2 :** E/W Output







### **TDA9109/S**





 $\sqrt{27}$ 

### **GEOMETRY OUTPUT WAVEFORMS**

 $\sqrt{27}$ 



9109S-07.TBL / 9109S-14.EPS TO 9109S-24.EPS

### **I** 2 **C BUS ADDRESS TABLE**

**Slave Address (8C) : Write Mode Sub Address Definition**



**Slave Address (8D) : Read Mode** 

No sub address needed.

![](_page_13_Picture_7.jpeg)

![](_page_14_Picture_395.jpeg)

### **I** 2 **C BUS ADDRESS TABLE** (continued)

READ MODE

![](_page_14_Picture_396.jpeg)

[ ] initial value

Data is transferred with vertical sawtooth retrace.

We recommend to set the unspecified bit to [0] in order to assure the compatibility with future devices.

![](_page_14_Picture_8.jpeg)

#### **OPERATING DESCRIPTION**

#### **I - GENERAL CONSIDERATIONS I.1 - Power Supply**

The typical values of the power supply voltages V<sub>CC</sub> and V<sub>DD</sub> are 12V and 5V respectively. Optimum operation is obtained for  $V_{CC}$  between 10.8 and 13.2V and V<sub>DD</sub> between 4.5 and 5.5V.

In order to avoid erratic operation of the circuit during the transient phase of Vcc and V<sub>DD</sub> switching on, or off, the value of  $V_{CC}$  and  $V_{DD}$  are monitored : if  $V_{CC}$ is less than  $7.5V$  typ. or if  $V_{DD}$  is less than  $4.0V$  typ., the outputs of the circuit are inhibited.

Similarly, before  $V_{DD}$  reaches 4V, all the  $I^2C$  register are reset to their default value.

In order to have very good power supply rejection, the circuit is internally supplied by several voltage references (typ. value : 8V). Two of these voltage references are externally accessible, one for the vertical and one for the horizontal part. They can be used to bias external circuitry (if  $I_{\text{LOAD}}$  is less than 5mA). It is necessary to filter the voltage references by external capacitors connected to ground, in order to minimize the noise and consequently the "jitter" on vertical and horizontal output signals.

### **I.2 - I<sup>2</sup>C Control**

TDA9109/S belongs to the  $I^2C$  controlled device family. Instead of being controlled by DC voltages on dedicated control pins, each adjustment can be done via the  $I^2C$  Interface.

The  $I^2C$  bus is a serial bus with a clock and a data input. The general function and the bus protocol are specified in the Philips-bus data sheets.

The interface (Data and Clock) is a comparator with hysteresis ; the thresholds (less then 2.2V on rising edge, more than 0.8V on falling edge with 5V supply) are TTL-compatible. Spikes of up to 50ns are filtered by an integrator and the maximum clock speed is limited to 400kHz.

The data line (SDA) can be used bidirectionally. In read-mode the IC sends reply information (1 byte) to the micro-processor.

The bus protocol prescribes a full-byte transmission in all cases. The first byte after the start condition is used to transmit the IC-address (hexa 8C for write, 8D for read).

#### **I.3 - Write Mode**

In write mode the second byte sent contains the subaddress of the selected function to adjust (or controls to affect) and the third byte the corresponding data byte. It is possible to send more than one data byte to the IC. If after the third byte no stop or start condition is detected, the circuit increments automatically by one the momentary subaddress in the subaddress counter (auto-increment mode). So it is possible to transmit immediately the following data bytes without sending the IC address or subaddress. This can be useful to reinitialize all the controls very quickly (flash manner). This procedure can be finished by a stop condition.

The circuit has 16 adjustment capabilities : 3 for the horizontal part, 4 for the vertical, 2 for the E/W correction, 2 for the dynamic horizontal phase control,1 for the Moiré option, 3 for the horizontal and the vertical dynamic focus and 1 for the B+ reference adjustment.

17 bits are also dedicated to several controls (ON/OFF, Horizontal Forced Frequency, Sync Priority, Detection Refresh and XRAY reset).

#### **I.4 - Read Mode**

During the read mode the second byte transmits the reply information.

The reply byte contains the horizontal and vertical lock/unlock status, the XRAY activation status and, the horizontal and vertical polarity detection. It also contains the sync detection status which is used by the MCU to assign the sync priority.

A stop condition always stops all the activities of the bus decoder and switches to high impedance both the data and clock line (SDA and SCL).

See  $I^2C$  subaddress and control tables.

#### **I.5 - Sync Processor**

The internal sync processor allows the TDA9109/S to accept :

- separated horizontal & vertical TTL-compatible sync signal,
- composite horizontal & vertical TTL-compatible sync signal.

*k*y

#### **I.6 - Sync Identification Status**

The MCU can read (address read mode : 8D) the status register via the I<sup>2</sup>C bus, and then select the sync priority depending on this status.

Among other data this register indicates the presence of sync pulses on H/HVIN, VSYNCIN and (when 12V is supplied) whether a Vext has been extracted from H/HVIN. Both horizontal and vertical sync are detected even if only 5V is supplied.

In order to choose the right sync priority the MCU may proceed as follows (see I<sup>2</sup>C Address Table) : - refresh the status register,

- wait at least for 20ms (Max. vertical period),

- read this status register.

Sync priority choice should be :

![](_page_16_Picture_341.jpeg)

Of course, when the choice is made, we can refresh the sync detections and verify that the extracted Vsync is present and that no sync type change has occured. The sync processor also gives sync polarity information.

#### **I.7 - IC status**

The IC can inform the MCU about the 1st horizontal PLL and vertical section status (locked or not) and about the XRAY protection (activated or not).

Resetting the XRAY internal latch can be done either by decreasing the V<sub>CC</sub> or V<sub>DD</sub> supply or directly resetting it via the I<sup>2</sup>C interface.

#### **I.8 - Sync Inputs**

Both H/HVIN and VSYNCIN inputs are TTL compatible triggers with hysterisis to avoid erratic detection. Both inputs include a pull up resistor connected to V<sub>DD</sub>.

#### **I.9 - Sync Processor Output**

The sync processor indicates on the HLOCKOUT Pin whether 1st PLL is locked to an incoming horizontal sync. HLOCKOUT is a TTL compatible CMOS output. Its level goes to high when locked. In the same time the D8 bit of the status register is set to 0.

This information is mainly used to trigger safety procedures (like reducing B+ value) as soon as a

change is detected on the incoming sync. Further to this, it may be used in an automatic procedure for free running frequency (f0) adjustment :

Sending the desired f0 on the sync input and progressively decreasing the free running frequency l<sup>2</sup>C register value (address 02), the HLOCKOUT Pin will go high as soon as the proper setting is reached.

Setting the free running frequency this way allows to fully exploit the TDA9109/S horizontal frequency range.

#### **II - HORIZONTAL PART**

#### **II.1 - Internal Input Conditions**

A digital signal (horizontal sync pulse or TTL composite) is sent by the sync processor to the horizontal input. It may be positive or negative (see Figure 5).

Using internal integration, both signals are recognized if Z/T < 25%. Synchronization occurs on the leading edge of the internal sync signal. The minimum value of Z is 0.7µs.

#### **Figure 5**

![](_page_16_Figure_27.jpeg)

Another integration is able to extract the vertical pulse from composite sync if the duty cycle is higher than 25% (typically  $d = 35%$ ) (see Figure 6).

#### **Figure 6**

![](_page_16_Figure_30.jpeg)

The last feature performed is the removal of equalization pulses to avoid parasitic pulses on the phase comparator (which would be disturbed by missing or extraneous pulses).

*k*y

#### **II.2 - PLL1 Figure 7**

The PLL1 consists of a phase comparator, an external filter and a voltage-controlled oscillator (VCO). The phase comparator is a "phase frequency" type designed in CMOS technology. This kind of phase detector avoids locking on wrong frequencies. It is followed by a "charge pump", composed of two current sources : sunk and sourced (typically I = 1mA when locked and  $I = 140\mu A$  when unlocked). This difference between lock/unlock allows smooth catching of the horizontal frequency by PLL1. This effect is reinforced by an internal original slow down system when PLL1 is locked, avoiding the horizontal frequency changing too quickly.

The dynamic behaviour of PLL1 is fixed by an external filter which integrates the current of the charge pump. A "CRC" filter is generally used (see Figure 7). The PLL1 is internally inhibited during extracted vertical sync (if any) to avoid taking in account missing pulses or wrong pulses on phase comparator.The inhibition is done by a switch located between the charge pump and the filter (see Figure 8). The VCO uses an external RC network. It delivers a linear sawtooth obtained by the charge and the discharge of the capacitor, with a current proportional to the current in the resistor. The typical

**Figure 8 :** Block Diagram

![](_page_17_Figure_6.jpeg)

![](_page_17_Figure_7.jpeg)

thresholds of the sawtooth are 1.6V and 6.4V. The control voltage of the VCO is between 1.33V and 6V (see Figure 9). The theorical frequency range of this VCO is in the ratio of 1 to 4.5. The effective frequency range has to be smaller (1 to 4.2) due to clamp intervention on the filter lowest value. To remove the device and external components spread, it is possible to adjust the free running frequency through  $I^2C$ . This adjustment can be done automatically on the manufacturing line without manual operation by using Hlock/unlock information. The adjustment range is 0.8 to 1.3 f0 (where 1.3 f0 is the free running frequency at power on reset).

![](_page_17_Figure_9.jpeg)

#### **Figure 9 : Details of VCO**

![](_page_17_Figure_11.jpeg)

The sync frequency must always be higher than the free running frequency. For example, when using a sync range between 24kHz and 100kHz, the suggested free running frequency is 23kHz.

Another feature is the capability for the MCU to force the horizontal frequency through  $I<sup>2</sup>C$  to 2xf0 or 3xf0 (for burn-in mode or safety requirements). In this case, the inhibition switch is opened, leaving PLL1 free, but the voltage on PLL1 filter is forced to 2.66V (for 2xf0) or 4.0V (for 3xf0).

PLL1 ensures the coincidence between the leading edge of the sync signal and a phase reference obtained by comparison between the sawtooth of the VCO and an internal DC voltage which is  $I^2C$ adjustable between 2.8V and 4.0V (corresponding to  $\pm$  10%) (see Figure 10).

**Figure 10 :** PLL1 Timing Diagram

![](_page_18_Figure_6.jpeg)

The TDA9109/S also includes a Lock/Unlock identification block which senses in real time whether PLL1 is locked or not on the incoming horizontal sync signal. The resulting information is available on HLOCKOUT (see Sync Processor).

When PLL1 is unlocked, it forces HLOCKOUT to high level.

The lock/unlock information is also available through the  $I^2C$  read.

#### **II.3 - PLL2**

PLL2 ensures a constant position of the shaped flyback signal in comparison with the sawtooth of the VCO, taking into account the saturation time Ts (see Figure 11).

**Figure 11 :** PLL2 Timing Diagram

![](_page_18_Figure_13.jpeg)

The phase comparator of PLL2 (phase type comparator) is followed by a charge pump (typical output current : 0.5mA).

The flyback input consists of an NPN transistor. This input must be current driven. The maximum recommended input current is 5mA (see Figure 12).

The duty cycle is adjustable through  $I^2C$  from 30% to 60%. For start-up safe operation, the initial duty cycle (after power-on reset) is 60% in order to avoid having a too long conduction period of the horizontal scanning transistor.

The maximum storage time (Ts Max.) is (0.44TH - $T_{FLY}/2$ ). Typically,  $T_{FLY}/T_H$  is around 20% which means that Ts max is around  $34\%$  of T<sub>H</sub>.

*k*y

#### **II.4 - Output Section**

The H-drive signal is sent to the output through a shaping stage which also controls the H-drive duty cycle (I<sup>2</sup>C adjustable) (see Figure 11). In order to secure the scanning power part operation, the output is inhibited in the following cases :

- when V<sub>CC</sub> or V<sub>DD</sub> are too low,
- when the XRAY protection is activated,
- during the Horizontal flyback,
- when the HDrive  $I^2C$  bit control is off.

The output stage consists of a NPN bipolar transistor. Only the collector is accessible (see Figure 13).

This output stage is intended for "reverse" base control, where setting the output NPN in off-state will control the power scanning transistor in offstate (see Application Diagram).

The maximum output current is 30mA, and the corresponding voltage drop of the output VCEsat is 0.4V Max.

Obviously the power scanning transistor cannot be directly driven by the integrated circuit. An interface has to be added between the circuit and the power transistor either of bipolar or MOS type.

#### **II.5 - X-RAY Protection**

The X-Ray protection is activated by application of a high level on the X-Ray input  $(8V \circ n \cdot P \cdot n \cdot 25)$ .

It inhibits the H-Drive and B+ outputs.

This protection is latched ; it may be reset either by V<sub>CC</sub> or V<sub>DD</sub> switch off or by  $I^2C$  (see Figure 14).

**Figure 14 :** Safety Functions Block Diagram

![](_page_19_Figure_17.jpeg)

![](_page_19_Figure_18.jpeg)

![](_page_19_Figure_19.jpeg)

![](_page_19_Figure_20.jpeg)

#### **II.6 - Vertical Dynamic Focus**

The TDA9109/S delivers a vertical parabola waveform on Pin 10.

This vertical dynamic focus is tracked with VPOS and VAMP. Its amplitude can be adjusted. It is also affected by S and C corrections. This positive signal once amplified is to be sent to the CRT focusing arids.

![](_page_19_Figure_24.jpeg)

109S-34.EPS 9109S-34.EPS

### **III - VERTICAL PART**

#### **III.1 - Function**

When the synchronization pulse is not present, an internal current source sets the free running frequency. For an external capacitor,  $C<sub>OSC</sub> = 150$ nF, the typical free running frequency is 100Hz.

The typical free running frequency can be calculated by :

$$
f_0 \text{ (Hz)} = 1.5 \cdot 10^{-5} \cdot \frac{1}{\text{Cosc}}
$$

A negative or positive TTL level pulse applied on Pin 2 (VSYNC) as well as a TTL composite sync on Pin 1 can synchronize the ramp in the range [fmin , fmax]. This frequency range depends on the external capacitor connected on Pin 22. A 150nF (±5%) capacitor is recommended for 50Hz to 185Hz applications.

The typical maximum and minimum frequency, at 25°C and without any correction (S correction or C correction), can be calculated by :

 $f_{(Max.)} = 3.5 \times f_0$  and  $f_{(Min.)} = 0.33 \times f_0$ 

**Figure 15 :** AGC Loop Block Diagram

*k*y

If S or C corrections are applied, these values are slighty affected.

If a synchronization pulse is applied, the internal oscillator is synchonized immediately but its amplitude changes. An internal correction then adjusts it in less than half a second. The top value of the ramp (Pin 22) is sampled on the AGC capacitor (Pin 20) at each clock pulse and a transconductance amplifier modifies the charge current of the capacitor in such a way to make the amplitude again constant.

The read status register provides the vertical Lock-Unlock and the vertical sync polarity information.

We recommend the use of an AGC capacitor with low leakage current. A value lower than 100nA is mandatory.

A good stability of the internal closed loop is reached by a 470nF  $\pm$  5% capacitor value on Pin 20 (VAGC).

![](_page_20_Figure_16.jpeg)

9109S-35.EPS

### **III.2 - I**<sup>2</sup> **C Control Adjustments**

S and C correction shapes can then be added to this ramp. These frequency independent S and C corrections are generated internally. Their amplitudes are adjustable by their respective  $I^2C$  registers. They can also be inhibited by their select bits.

Finally, the amplitude of this S and C corrected ramp can be adjusted by the vertical ramp amplitude control register.

The adjusted ramp is available on Pin 23 ( $V_{\text{OUT}}$ ) to drive an external power stage.

The gain of this stage can be adjusted  $(\pm 25\%)$ depending on its register value.

The mean value of this ramp is driven by its own I<sup>2</sup>C register (vertical position). Its value is  $VPOS = 7/16 \cdot V_{REF-V} \pm 300 \text{mV}$ .

Usually VOUT is sent through a resistive divider to the inverting input of the booster. Since VPOS derives from  $V_{REF-V}$ , the bias voltage sent to the non-inverting input of the booster should also derive from VREF-V to optimize the accuracy (see Application Diagram).

#### **III.3 - Vertical Moiré**

By using the vertical moiré, VPOS can be modulated from frame to frame. This function is intended to cancel the fringes which appear when line to line interval is very close to the CRT vertical pitch.

The amplitude of the modulation is controlled by register VMOIRE on sub-address 0C and can be switched-off via the control bit D7.

#### **III.4 - Basic Equations**

In first approximation, the amplitude of the ramp on Pin 23 (VOUT) is :

 $V_{OUT}$  - VPOS = (Vosc - V<sub>DCMID</sub>)  $\cdot$  (1 + 0.25 (V<sub>AMP</sub>)) with :

- $-V$ DCMID =  $7/16 \cdot V$ REF (middle value of the ramp on Pin 22, typically 3.5V)
- $V_{\text{OSC}} = V_{22}$  (ramp with fixed amplitude)
- $-V_{AMP}$  = -1 for minimum vertical amplitude register value and +1 for maximum
- VPOS is calculated by : VPOS =  $V_{DCMID}$  + 0.3 V<sub>P</sub> with  $V_P$  equals -1 for minimum vertical position register value and +1 for maximum

The current available on Pin 22 is :

$$
I_{\text{OSC}} = \frac{3}{8} \cdot V_{\text{REF}} \cdot C_{\text{OSC}} \cdot f
$$

with : C<sub>OSC</sub> : capacitor connected on Pin 22 and f : synchronization frequency.

#### **III.5 - Geometric Corrections**

The principle is represented in Figure 16.

Starting from the vertical ramp, a parabola-shaped current is generated for E/W correction (also known as Pin Cushion correction), dynamic horizontal phase control correction, and vertical dynamic Focus correction.

The parabola generator is made by an analog multiplier, the output current of which is equal to :

$$
\Delta I = k \cdot (V_{OUT} - V_{DCMID})^2
$$

where VOUT is the vertical output ramp (typically between 2 and 5V) and V<sub>DCMID</sub> is  $3.5V$  (for VREF- $V = 8V$ ).

One more multiplier provides a current proportional to (V<sub>OUT</sub> - V<sub>DCMID</sub>)<sup>4</sup> for corner correction.

The VOUT sawtooth is typically centered on 3.5V. By changing the vertical position, the sawtooth shifts by  $±0.3V$ .

In order to have good screen geometry for any end user adjustment, the TDA9109/S has the "geometry tracking" feature, which allows generation of a dissymetric parabola depending on the vertical position.

Due to the large output stage voltage range (E/W, Keystone, Corner), the combination of tracking function with maximum vertical amplitude, maximum or minimum vertical position and maximum gain on the DAC control may lead to the output stage saturation. This must be avoided by limiting the output voltage with apropriate  $I^2C$  registers values.

For the E/W part and the dynamic horizontal phase control part, a sawtooth-shaped differential current in the following form is generated :

$$
\Delta I' = k' \cdot (V_{OUT} - V_{DCMID})
$$

Then ∆I and ∆I' are added and converted into voltage for the E/W part.

Each of the three E/W components, and the two dynamic horizontal phase controls may be inhibited by their own  $I^2C$  select bit.

The E/W parabola is available on Pin 24 via an emitter follower output stage which has to be biased by an external resistor (10kΩ to ground). Since stable in temperature, the device can be DC coupled with an external circuitry.

The vertical dynamic focus is available on Pin 10. The dynamic horizontal phase control drives internally the H-position, moving the HFLY position on the horizontal sawtooth in the range of  $\pm$  1.4% T<sub>H</sub> both for side pin balance and parallelogram.

*kti* 

#### **Figure 16 :** Geometric Corrections Principle

![](_page_22_Figure_3.jpeg)

#### **III.6 - E/W**

 $EWOUT = 2.5V + K1 (V_{OUT} - V_{DCMID}) + K2 (V_{OUT} - V_{DCMID})^2 + K3 (V_{OUT} - V_{DCMID})^4$ 

K1 is adjustable by the keystone  $I^2C$  register,

K2 is adjustable by the E/W amplitude  $\overrightarrow{P}$ C register,

K3 is adjustable by the corner  $I^2C$  register.

### **III.7 - Dynamic Horizontal Phase Control**

 $I_{\text{OUT}} = \text{K4}$  (VOUT - VDCMID)+ K5 (VOUT - VDCMID)<sup>2</sup> K4 is adjustable by the parallelogram  $I<sup>2</sup>C$  register, K5 is adjustable by the side pin balance  $1^2C$  register.

 $\sqrt{1}$ 

#### **IV - DC/DC CONVERTER PART**

This unit controls the switch-mode DC/DC converter. It converts a DC constant voltage into the B+ voltage (roughly proportional to the horizontal frequency) necessary for the horizontal scanning. ThisDC/DC converter must be configured in stepup mode. It operates very similarly to the well known UC3842.

#### **IV.1 - Step-up Mode Operating Description**

- The power MOS is switched-on at the middle of the horizontal flyback.
- The power MOS is switched-off when its current reaches a predetermined value. For this purpose, a sense resistor is inserted in its source. The voltage on this resistor is sent to Pin16 (ISENSE).
- The feedback (coming either from the EHV or from the flyback) is divided to a voltage close to

4.8V and compared to the internal 4.8V reference (IVREF). The difference is amplified by an error amplifier, the output of which controls the power MOS switch-off current.

#### **Main Features**

- Switching synchronized on the horizontal frequency,
- B+ voltage always higher than the DC source,
- Current limited on a pulse-by-pulse basis.
- The DC/DC converter is disabled :
- when V<sub>CC</sub> or V<sub>DD</sub> are too low.
- when X-Ray protection is latched,
- directly through  $I^2C$  bus.

When disabled, BOUT is driven to GND by a 0.5mA current source. This feature allows to implement externally a soft start circuit.

*k*y

![](_page_23_Figure_18.jpeg)

#### **Figure 17 :** DC/DC Converter

#### **INTERNAL SCHEMATICS**

12V

7777

![](_page_24_Figure_2.jpeg)

![](_page_24_Figure_3.jpeg)

 $-13$ 

HREF

### **Figure 19**

![](_page_24_Figure_5.jpeg)

### **Figure 21**

![](_page_24_Figure_7.jpeg)

**Figure 22**

 $\sqrt{27}$ 

4 PLL2C

**Figure 20**

![](_page_24_Figure_9.jpeg)

777,

**Figure 23**

9109S-40.EPS

843.04-S6016

 $\overline{\mathbb{Z}}$ 

7777

![](_page_24_Figure_11.jpeg)

### **INTERNAL SCHEMATICS** (continued)

### **Figure 24**

![](_page_25_Figure_3.jpeg)

### **Figure 26**

![](_page_25_Figure_5.jpeg)

### **Figure 28**

![](_page_25_Figure_7.jpeg)

### **Figure 25**

![](_page_25_Figure_9.jpeg)

### **Figure 27**

![](_page_25_Figure_11.jpeg)

![](_page_25_Figure_12.jpeg)

![](_page_25_Figure_13.jpeg)

 $\sqrt{27}$ 

### **INTERNAL SCHEMATICS** (continued) **Figure 30**

![](_page_26_Figure_2.jpeg)

### **Figure 32**

![](_page_26_Figure_4.jpeg)

![](_page_26_Figure_5.jpeg)

![](_page_26_Figure_6.jpeg)

 $\sqrt{27}$ 

![](_page_26_Figure_7.jpeg)

![](_page_26_Figure_8.jpeg)

![](_page_26_Figure_9.jpeg)

![](_page_26_Figure_10.jpeg)

![](_page_26_Figure_11.jpeg)

**Figure 35**

![](_page_26_Figure_13.jpeg)

### **INTERNAL SCHEMATICS** (continued) **Figure 36**

![](_page_27_Figure_2.jpeg)

**Figure 38**

![](_page_27_Figure_4.jpeg)

![](_page_27_Figure_5.jpeg)

![](_page_27_Figure_6.jpeg)

![](_page_27_Picture_8.jpeg)

### **APPLICATION DIAGRAMS**

 $\sqrt{27}$ 

### **Figure 39 :** Demonstration Board

![](_page_28_Figure_3.jpeg)

The difference with standard TDA9109 Application Diagram is the resistor divider 2kΩ/2Ω on Pin 9 (HMOIRE).

#### **PACKAGE MECHANICAL DATA**

32 PINS - PLASTIC SHRINK DIP

![](_page_29_Figure_3.jpeg)

![](_page_29_Picture_154.jpeg)

**Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No licence is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.**

**The ST logo is a trademark of STMicroelectronics**

© **1998 STMicroelectronics - All Rights Reserved**

Purchase of I<sup>2</sup>C Components of STMicroelectronics, conveys a license under the Philips I<sup>2</sup>C Patent. **Rights to use these components in a I**<sup>2</sup> **C system, is granted provided that the system conforms to the I**<sup>2</sup> **C Standard Specifications as defined by Philips.**

**STMicroelectronics GROUP OF COMPANIES**

Australia - Brazil - Canada - China - France - Germany - Italy - Japan - Korea - Malaysia - Malta - Morocco- The Netherlands Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.

PMSDIP32.EPS PMSDIP32.EPS

*ST* 

This datasheet has been downloaded from:

[www.DatasheetCatalog.com](http://www.datasheetcatalog.com)

Datasheets for electronic components.