High Speed PWM Controller

FEATURES


- Compatible with Voltage or Current Mode Topologies
- Practical Operation Switching Frequencies to 1MHz
- 50ns Propagation Delay to Output
- High Current Dual Totem Pole Outputs (1.5A Peak)
- Wide Bandwidth Error Amplifier
- Fully Latched Logic with Double Pulse Suppression
- Pulse-by-Pulse Current Limiting
- Soft Start / Max. Duty Cycle Control
- Under-Voltage Lockout with Hysteresis
- Low Start Up Current (1.1mA)

DESCRIPTION

The UC1825 family of PWM control ICs is optimized for high frequency switched mode power supply applications. Particular care was given to minimizing propagation delays through the comparators and logic circuitry while maximizing bandwidth and slew rate of the error amplifier. This controller is designed for use in either current-mode or voltage mode systems with the capability for input voltage feed-forward.

Protection circuitry includes a current limit comparator with a 1V threshold, a TTL compatible shutdown port, and a soft start pin which will double as a maximum duty cycle clamp. The logic is fully latched to provide jitter free operation and prohibit multiple pulses at an output. An under-voltage lockout section with 800mV of hysteresis assures low start up current. During under-voltage lockout, the outputs are high impedance.

These devices feature totem pole outputs designed to source and sink high peak currents from capacitive loads, such as the gate of a power MOSFET. The on state is designed as a high level.



BLOCK DIAGRAM

| ABSOLUTE MAXIMUM | | CONNECTION DIAGRA | MS | UC382 |
|---|---|---|--|--|
| Supply Voltage (Pins 13, 15) Output Current, Source or Sink (DC Pulse (0.5 s) | (Pins 11, 14) | DIL-16 (Top View) J or N Package | $\overline{}$ | |
| Analog Inputs | | INV 1 | 16 VREF 5.1V | |
| (Pins 1, 2, 7) | | NI 2 | 15 Vcc | |
| (Pin 8, 9) | | E/A Out 3 | 14 Out B | |
| Error Amplifier Output Current (Pin 4) | | Clock 4 | 13 Vc | |
| Soft Start Sink Current (Pin 8) . | | | | |
| Oscillator Charging Current (Pin | | RT 5 | 12 Pwr Gnd | |
| Power Dissipation | | Ст 6 | 11 Out A | |
| Storage Temperature Range | | Ramp 7 | 10 Gnd | |
| Lead Temperature (Soldering, 1 | | Soft Start 8 | 9 ILIM/SD | |
| Note 1: All voltages are with res | | | | |
| rents are positive into, negative o | out of part; pin numbers refer to | | | |
| DIL-16 package. | ted Circuit Databook for thermal | | PACKAGE PIN FU | INCTION |
| imitations and considerations of | | PLCC-20 & LCC-20 | FUNCTION | PIN |
| initiatione and conclusionations of | paoliago. | | | |
| | | (Top View) | N/C | 1 |
| SOIC-16 (Top View) | | , | INV | 2 |
| SOIC-16 (Top View) DW Package | | (Top View) Q & L Packages | INV NI | 2 3 |
| SOIC-16 (Top View) DW Package | | , | INV NI E/A Out | 2 3 4 |
| | | , | INV NI E/A Out Clock | 2 3 4 5 |
| DW Package | | Q & L Packages | INV NI E/A Out Clock N/C | 2 3 4 5 6 |
| | 16 VREF5.1V | , | INV NI E/A Out Clock N/C RT | 2 3 4 5 6 7 |
| DW Package | 16 VREF5.1V 16 Vcc | Q & L Packages | INV NI E/A Out Clock N/C | 2 3 4 5 6 |
| | 16 VREF5.1V | Q & L Packages | INV NI E/A Out Clock N/C RT CT | 2 3 4 5 6 7 8 |
| DW Package | 16) VREF5.1V 15) Vcc 14) Out B | Q & L Packages 3 2 1 20 19 4 18 5 17 | INV NI E/A Out Clock N/C RT CT Ramp | 2 3 4 5 6 7 8 9 |
| DW Package INV1 NI2 E/A Out3 Clock4 | 16 VREF5.1V 15 Vcc 14 Out B 13 Vc | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD | 2 3 4 5 6 7 8 9 10 11 12 |
| DW Package | 16) VREF5.1V 15) Vcc 14) Out B 13) Vc 12) Pwr Gnd | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 7 15 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd | 2 3 4 5 6 7 8 9 10 11 12 13 |
| DW Package INV1 NI2 E/A Out3 Clock4 | 16 VREF5.1V 15 Vcc 14 Out B 13 Vc | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 7 15 8 14 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out A | 2 3 4 5 6 7 8 9 10 11 12 13 14 |
| DW Package | 16) VREF5.1V 15) Vcc 14) Out B 13) Vc 12) Pwr Gnd | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 7 15 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out A Pwr Gnd | 2 3 4 5 6 7 8 9 10 11 12 13 14 15 |
| DW Package INV1 NI2 E/A Out3 Clock4 RT5 CT6 Ramp7 | 16) VREF5.1V 15) Vcc 14) Out B 13) Vc 12) Pwr Gnd 11) Out A | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 7 15 8 14 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out A Pwr Gnd N/C | $ \begin{array}{c} 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ \end{array} $ |
| DW Package INV1 NI2 E/A Out3 Clock4 RT5 CT6 | 16) VREF5.1V 15) Vcc 14) Out B 13) Vc 12) Pwr Gnd 11) Out A 10) Gnd | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 7 15 8 14 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out A Pwr Gnd N/C Vc | $ \begin{array}{c} 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ 17\\ \end{array} $ |
| DW Package INV1 NI2 E/A Out3 Clock4 RT5 CT6 Ramp7 | 16) VREF5.1V 15) Vcc 14) Out B 13) Vc 12) Pwr Gnd 11) Out A 10) Gnd | Q & L Packages 3 2 1 20 19 4 18 5 17 6 16 7 15 8 14 | INV NI E/A Out Clock N/C RT CT Ramp Soft Start N/C ILIM/SD Gnd Out A Pwr Gnd N/C | $ \begin{array}{c} 2\\ 3\\ 4\\ 5\\ 6\\ 7\\ 8\\ 9\\ 10\\ 11\\ 12\\ 13\\ 14\\ 15\\ 16\\ \end{array} $ |

THERMAL RATINGS TABLE

| Package | ΘJA | ΘJC |
|---------|-----------------------|-------------------|
| DIL-16J | 80-120 | 28 ⁽²⁾ |
| DIL-16N | 90 ⁽¹⁾ | 45 |
| PLCC-20 | 43-75(1) | 34 |
| LCC-20 | 70-80 | 20 ⁽²⁾ |
| SOIC-16 | 50-120 ⁽¹⁾ | 35 |

(1) Specified Θ_{JA} (junction to ambient) is for devices mounted to $5in^2$ FR4 PC board with one ounce copper where noted. When resistance range is given, lower values are for $5in^2$ aluminum PC board. Test PWB was 0.062in thick and typically used 0.635mm trace widths for power packages and 1.3mm trace widths for non-power packages with 100 x 100 mil probe land area at the end of each trace.

(2) Θ_{JC} data values stated were derived from MIL-STD-1835B. MIL-STD-1835B states that the baseline values shown are worst case (mean +2s) for a 60 x 60mil microcircuit device silicon die and applicable for devices with die sizes up to 14400 square mils. For device die sizes greater than 14400 square mils use the following values; dual-in-line, 11°C/W; flat pack 10°C/W; pin grid array, 10°C/W.

| PARAMETERS | TEST CONDITIONS | | UC1825 UC2825 | | | | UC3825 | | | |
|----------------------------|----------------------------------|------|------------------|------|------|------|--------|-------|--|--|
| | | MIN | TOP | MAX | MIN | TOP | MAX | UNITS | | |
| Reference Section | | | | | | | | | | |
| Output Voltage | $To = 25^{\circ}C$, $Io = 1mA$ | 5.05 | 5.10 | 5.15 | 5.00 | 5.10 | 5.20 | V | | |
| Line Regulation | 10V < Vcc < 30V | | 2 | 20 | | 2 | 20 | mV | | |
| Load Regulation | 1mA < IO < 10mA | | 5 | 20 | | 5 | 20 | mV | | |
| Temperature Stability* | TMIN < TA < TMAX | | 0.2 | 0.4 | | 0.2 | 0.4 | mV/°C | | |
| Total Output Variation* | Line, Load, Temperature | 5.00 | | 5.20 | 4.95 | | 5.25 | V | | |
| Output Noise Voltage* | 10Hz < f < 10kHz | | 50 | | | 50 | | μV | | |
| Long Term Stability* | T _J = 125°C, 1000hrs. | | 5 | 25 | | 5 | 25 | mV | | |
| Short Circuit Current | VREF = 0V | -15 | -50 | -100 | -15 | -50 | -100 | mA | | |
| Oscillator Section | | | | | • | | | • | | |
| Initial Accuracy* | T _J = 2°C | 360 | 400 | 440 | 360 | 400 | 440 | kHz | | |
| Voltage Stability* | 10V < Vcc < 30V | | 0.2 | 2 | | 0.2 | 2 | % | | |
| Temperature Stability* | TMIN < TA < TMAX | | 5 | | | 5 | | % | | |
| Total Variation* | Line, Temperature | 340 | | 460 | 340 | | 460 | kHz | | |
| Oscillator Section (cont.) | · · | • | | | • | | | • | | |
| Clock Out High | | 3.9 | 4.5 | | 3.9 | 4.5 | | V | | |
| Clock Out Low | | | 2.3 | 2.9 | | 2.3 | 2.9 | V | | |
| Ramp Peak* | | 2.6 | 2.8 | 3.0 | 2.6 | 2.8 | 3.0 | V | | |
| Ramp Valley* | | 0.7 | 1.0 | 1.25 | 0.7 | 1.0 | 1.25 | V | | |
| Ramp Valley to Peak* | | 1.6 | 1.8 | 2.0 | 1.6 | 1.8 | 2.0 | V | | |
| Error Amplifier Section | | • | 1 | | | | | | | |
| Input Offset Voltage | | | | 10 | | | 15 | mV | | |
| Input Bias Current | | | 0.6 | 3 | | 0.6 | 3 | μA | | |
| Input Offset Current | | | 0.1 | 1 | | 0.1 | 1 | μΑ | | |
| Open Loop Gain | 1V < V0 < 4V | 60 | 95 | | 60 | 95 | | dB | | |
| CMRR | 1.5V < Vсм < 5.5V | 75 | 95 | | 75 | 95 | | dB | | |
| PSRR | 10V < Vcc < 30V | 85 | 110 | | 85 | 110 | | dB | | |
| Output Sink Current | VPIN 3 = 1V | 1 | 2.5 | | 1 | 2.5 | | mA | | |
| Output Source Current | VPIN 3 = 4V | -0.5 | -1.3 | | -0.5 | -1.3 | | mA | | |
| Output High Voltage | IPIN 3 = -0.5mA | 4.0 | 4.7 | 5.0 | 4.0 | 4.7 | 5.0 | V | | |
| Output Low Voltage | IPIN 3 = 1mA | 0 | 0.5 | 1.0 | 0 | 0.5 | 1.0 | V | | |
| Unity Gain Bandwidth* | | 3 | 5.5 | | 3 | 5.5 | | MHz | | |
| Slew Rate* | | 6 | 12 | | 6 | 12 | | V/µs | | |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for , RT = 3.65k, CT = 1nF, Vcc = 15V, -55°C<Ta<125°C for the UC1825, -40°C<Ta<85°C for the UC2825, and 0°C<Ta<70°C for the UC3825, Ta=To.

| PARAMETERS | TEST CONDITIONS | | UC1825 UC2825 | | | | | |
|-------------------------------|--|------|------------------|------|------|------|------|-------|
| | | MIN | TOP | MAX | MIN | TOP | MAX | UNITS |
| PWM Comparator Section | | | | | | | | |
| Pin 7 Bias Current | VPIN 7 = 0V | | -1 | -5 | | -1 | -5 | μA |
| Duty Cycle Range | | 0 | | 80 | 0 | | 85 | % |
| Pin 3 Zero DC Threshold | VPIN 7 = 0V | 1.1 | 1.25 | | 1.1 | 1.25 | | V |
| Delay to Output* | | | 50 | 80 | | 50 | 80 | ns |
| Soft-Start Section | | | | | | | | |
| Charge Current | VPIN 8 = 0.5V | 3 | 9 | 20 | 3 | 9 | 20 | μA |
| Discharge Current | VPIN 8 = 1V | 1 | | | 1 | | | mA |
| Current Limit / Shutdown S | ection | | | | | | | |
| Pin 9 Bias Current | 0 < VPIN 9 < 4V | | | 15 | | | 10 | μA |
| Current Limit Threshold | | 0.9 | 1.0 | 1.1 | 0.9 | 1.0 | 1.1 | V |
| Shutdown Threshold | | 1.25 | 1.40 | 1.55 | 1.25 | 1.40 | 1.55 | V |
| Delay to Output | | | 50 | 80 | | 50 | 80 | ns |
| Output Section | | | | | • | | | - |
| Output Low Level | IOUT = 20mA | | 0.25 | 0.40 | | 0.25 | 0.40 | V |
| | IOUT = 200mA | | 1.2 | 2.2 | | 1.2 | 2.2 | V |
| Output High Level | IOUT = -20mA | 13.0 | 13.5 | | 13.0 | 13.5 | | V |
| | IOUT = -200mA | 12.0 | 13.0 | | 12.0 | 13.0 | | V |
| Collector Leakage | Vc = 30V | | 100 | 500 | | 10 | 500 | μA |
| Rise/Fall Time* | CL = 1nF | | 30 | 60 | | 30 | 60 | ns |
| Under-Voltage Lockout Sec | tion | | | | | | | - |
| Start Threshold | | 8.8 | 9.2 | 9.6 | 8.8 | 9.2 | 9.6 | V |
| UVLO Hysteresis | | 0.4 | 0.8 | 1.2 | 0.4 | 0.8 | 1.2 | V |
| Supply Current Section | | _ | | | - | | | - |
| Start Up Current | Vcc = 8V | | 1.1 | 2.5 | | 1.1 | 2.5 | mA |
| ICC | VPIN 1, VPIN 7, VPIN 9 = 0V; VPIN 2 = 1V | | 22 | 33 | | 22 | 33 | mA |

ELECTRICAL CHARACTERISTICS: Unless otherwise stated, these specifications apply for , RT = 3.65k, CT = 1nF, Vcc = 15V, -55°C<Ta<125°C for the UC1825, -40°C<Ta<85°C for the UC2825, and 0°C<Ta<70°C for the UC3825, Ta=TJ.

* This parameter not 100% tested in production but guaranteed by design.


Printed Circuit Board Layout Considerations

UC1825 UC2825 UC3825


High speed circuits demand careful attention to layout and component placement. To assure proper performance of the UC1825 follow these rules: 1) Use a ground plane. 2) Damp or clamp parasitic inductive kick energy from the gate of driven MOSFETs. Do not allow the output pins to ring below ground. A series gate resistor or a shunt 1 Amp Schottky diode at the output pin will serve

this purpose. 3) Bypass Vcc, Vc, and VREF. Use 0.1μ F monolithic ceramic capacitors with low equivalent series inductance. Allow less than 1 cm of total lead length for each capacitor between the bypassed pin and the ground plane. 4) Treat the timing capacitor, CT, like a bypass capacitor.

Error Amplifier Circuit




PWM Applications




Oscillator Circuit

UC1825 UC2825 UC3825




Synchronized Operation




UC1825 UC2825 UC3825

Forward Technique for Off-Line Voltage Mode Application




Constant Volt-Second Clamp Circuit


The circuit shown here will achieve a constant volt-second product clamp over varying input voltages. The ramp generator components, RT and CR are chosen so that the ramp at Pin 9 crosses the 1V threshold at the same time the desired maximum volt-second product is reached. The delay through the functional nor block must be such that the ramp capacitor can be completely discharged during the minimum deadtime.




Output Section



Open Loop Laboratory Test Fixture



Design Example: 50W, 48V to 5V DC to DC Converter - 1.5MHz Clock Frequency



www.ti.com

29-Oct-2009

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | e Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|------|----------------|---------------------------|------------------|------------------------------|
| 5962-87681012A | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| 5962-8768101EA | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| 5962-8768101QFA | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| UC1825J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| UC1825J883B | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| UC1825L | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| UC1825L883B | ACTIVE | LCCC | FK | 20 | 1 | TBD | POST-PLATE | N / A for Pkg Type |
| UC1825W883B | ACTIVE | CFP | W | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| UC2825DW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DW/1 | PREVIEW | SOIC | DW | 16 | | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DW/1G4 | PREVIEW | SOIC | DW | 16 | | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DWG4 | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DWTR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825DWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC2825J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| UC2825N | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC2825NG4 | ACTIVE | PDIP | N | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC2825Q | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC2825QG3 | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC2825QTR | ACTIVE | PLCC | FN | 20 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC2825QTRG3 | ACTIVE | PLCC | FN | 20 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC3825DW | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825DWG4 | ACTIVE | SOIC | DW | 16 | 40 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825DWTR | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825DWTRG4 | ACTIVE | SOIC | DW | 16 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-260C-1 YEAR |
| UC3825J | ACTIVE | CDIP | J | 16 | 1 | TBD | A42 | N / A for Pkg Type |
| UC3825N | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC3825NG4 | ACTIVE | PDIP | Ν | 16 | 25 | Green (RoHS & no Sb/Br) | CU NIPDAU | N / A for Pkg Type |
| UC3825Q | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |

29-Oct-2009

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins P | ackage Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|--------|---------------|----------------------------|------------------|------------------------------|
| UC3825QG3 | ACTIVE | PLCC | FN | 20 | 46 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC3825QTR | ACTIVE | PLCC | FN | 20 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |
| UC3825QTRG3 | ACTIVE | PLCC | FN | 20 | 1000 | Green (RoHS & no Sb/Br) | CU SN | Level-2-260C-1 YEAR |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. **TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1825, UC2825, UC2825M, UC3825M, UC3825M :

• Space: UC1825-SP

NOTE: Qualified Version Definitions:

• Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|---------|---------|---------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| UC2825DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.85 | 10.8 | 2.7 | 12.0 | 16.0 | Q1 |
| UC2825QTR | PLCC | FN | 20 | 1000 | 330.0 | 16.4 | 10.3 | 10.3 | 4.9 | 12.0 | 16.0 | Q1 |
| UC3825DWTR | SOIC | DW | 16 | 2000 | 330.0 | 16.4 | 10.85 | 10.8 | 2.7 | 12.0 | 16.0 | Q1 |
| UC3825QTR | PLCC | FN | 20 | 1000 | 330.0 | 16.4 | 10.3 | 10.3 | 4.9 | 12.0 | 16.0 | Q1 |



PACKAGE MATERIALS INFORMATION

6-Oct-2008



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|------------|--------------|-----------------|------|------|-------------|------------|-------------|
| UC2825DWTR | SOIC | DW | 16 | 2000 | 346.0 | 346.0 | 33.0 |
| UC2825QTR | PLCC | FN | 20 | 1000 | 346.0 | 346.0 | 33.0 |
| UC3825DWTR | SOIC | DW | 16 | 2000 | 346.0 | 346.0 | 33.0 |
| UC3825QTR | PLCC | FN | 20 | 1000 | 346.0 | 346.0 | 33.0 |

J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



MECHANICAL DATA

MPLC004A - OCTOBER 1994

PLASTIC J-LEADED CHIP CARRIER

FN (S-PQCC-J**)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Falls within JEDEC MS-018



DW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AA.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|----------------------------------|-----------------------------------|
| Audio | www.ti.com/audio | Communications and Telecom | www.ti.com/communications |
| Amplifiers | amplifier.ti.com | Computers and Peripherals | www.ti.com/computers |
| Data Converters | dataconverter.ti.com | Consumer Electronics | www.ti.com/consumer-apps |
| DLP® Products | www.dlp.com | Energy and Lighting | www.ti.com/energy |
| DSP | dsp.ti.com | Industrial | www.ti.com/industrial |
| Clocks and Timers | www.ti.com/clocks | Medical | www.ti.com/medical |
| Interface | interface.ti.com | Security | www.ti.com/security |
| Logic | logic.ti.com | Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Power Mgmt | power.ti.com | Transportation and Automotive | www.ti.com/automotive |
| Microcontrollers | microcontroller.ti.com | Video and Imaging | www.ti.com/video |
| RFID | www.ti-rfid.com | Wireless | www.ti.com/wireless-apps |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | | |

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated